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ABSTRACT
The objective of this thesis is to present the context, application, theory, design,
construction, and testing of a proposed solution to unbalanced current loading on three-phase
four-wire systems. This solution, known as the Medium-Voltage Unbalanced Current Static
Compensator or MV-UCSC, is designed to recirculate currents between the three phases of a
distribution system. Through this redistribution of the currents negative- and zero-sequence
current components are eliminated and a balanced load is seen upstream from the point of
installation. The MV-UCSC as it operates in the distribution system is presented followed by its
effect on traditional compensation equipment. The construction of the MV-UCSC as well as 13.8
kV simulations are then shown. Development of the switching positions required by the MVUCSC is then given followed by a variation on this switching position with the intent to reduce
part count. Finally, the testing the 13.8 kV three-phase four-wire, neutral-point-clamped, elevenlevel, flying-capacitor-based MV-UCSC connected directly to the grid is presented.
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1CHAPTER 1
INTRODUCTION
1.1

Unbalanced Currents in Distribution Systems: The Problem and Motivation
An electric power transmission system normally consists of three phases and three-wires

or conductors, but it becomes a four-wire one in the United States once the voltage is stepped
down to voltages at the distribution system level. Though some of the customers in distribution
systems utilize three-phase power, this is not economical for the vast majority of a given utility’s
service area. As a result single-phase feeders are used to service residential areas [1]. Singlephase loading leads to an inherent imbalance in the three-phase currents. The imbalances can
cause several issues including overheating of neutral conductors, increased losses in generators,
torque ripples in electric machines and excessive losses in the holding tank for ungrounded wyeconnected transformers [2-7]. The entire system may also see a drop in efficiency [8, 9].
Recently, the use of rooftop solar panels in some areas has exacerbated current imbalances [10,
11].
Traditionally, utilities use balanced three-phase fixed and switched capacitor banks to
compensate for this. These capacitor banks are sold in standard reactive power units normally 50
or 100 producing kVAR increments per phase for the distribution system. Imbalances can also
make compensating for the power factor at the head of a feeder more difficult since not all
phases would have the same power factor. Thus, the ability of the utility to adjust unbalanced
reactive currents more closely and thus achieve an appropriate power factor is reduced.
The seasonality of loads can also play a role in this. For example, a tourist location
supplied with a largely underground distribution feeder could experience overcompensation of
the power factor in the off-season due to the increased capacitances of underground systems.
1

Overcompensation to a leading power factor can cause over-voltages on the distribution feeder.
The utility then might have to also install shunt reactors seasonally to fix this issue [1].
Additionally, the use of non-linear power-electronics-based front-end converters on many
loads can contribute to harmonic distortion in the currents drawn from the grid [10]. These
currents drawn through the upstream impedances cause harmonic voltage distortions along the
feeder, contribute to additional losses, and can cause overheating of fixed and switched capacitor
banks because of their relatively low impedance at the harmonic frequencies.
Hence major problems associated with distribution feeders described above are:

1.2

•

Load current imbalances,

•

Voltage Regulation,

•

Power factor correction, and

•

Current harmonics.

Existing Current Compensation Solutions
The predominant distribution system configuration in the United States, the region of

interest, is a three-phase four-wire system, so the focus of the considered solutions are for such a
system. Existing solutions and their benefits are presented next.
1.2.1 Passive Solutions
Passives are cheap and simple to use relative to active solutions. As mentioned above,
capacitor banks can correct for lagging power factors and adjust to increases in load or undervoltage conditions, but they are limited by the coarse nature of their taps. They also provide
some decoupling of the upstream system from the downstream load harmonics; however, they

2

are normally not designed for this function. Additionally, these may induce additional system
resonances and do not compensate for load imbalances [1].
Among passive solutions that compensate for unbalanced currents is the zig-zag
transformer [12]. Through a modified winding configuration, this three-phase transformer is
connected between each of the phases and the neutral wire. This transformer presents highimpedance to differential phase currents but presents very little impedance to common-mode
currents. In the context of three-phase current component theory, the common-mode currents are
equivalent to the zero-sequence currents or the currents in the neutral conductor. By providing a
low-impedance current path for the zero-sequence components the magnitude of these currents
seen upstream from the zig-zag transformer is reduced. This can reduce the imbalances seen at
the head of the feeder. The drawbacks with this method are the need for another large, and
potentially custom, line-frequency transformer and the need to be installed near the load,
reducing the amount of load for which any one zig-zag transformer can compensate.
1.2.2 Active Solutions
Active solutions based on power electronics and closed-loop control tend to be more
expensive and more complex, but these solutions provide improved performance and
functionality over the passives-based solutions. A first step towards an active solution would be
thyristor-switched reactor and capacitor banks [13]. By controlling the firing angle of a thyristor,
the current through a shunt-connected network of reactive components can be controlled and the
equivalent power factor of the load can be compensated. The control for this type of compensator
is relatively simple and it can be effective, but it also can produce significant harmonic currents
and does not compensate for unbalanced currents. An example of this converter is in Figure 1-1.
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Figure 1-1. Thyristor-switched inductor and capacitor bank.
Voltage-Source Converters (VSCs)
Three-phase, three-leg converters can compensate for power factor, negative-sequence
current, and non-zero-sequence harmonics [14]. These can be used to keep the power factor at a
desired value under any loading (within their power rating). This allows the converter to act as a
switched capacitor bank with very small kVAr steps. However, the disadvantage with this
topology is the inability to compensate for zero-sequence currents and thus cannot compensate
for all the load current imbalances. A diagram of the converter is displayed in Figure 1-2.
Three single-phase converters that share the same dc bus can be used to compensate for
all the above problems. This setup requires the use of a full-bridge converter for each phase. The
drawback with this topology is the requirement of single-phase transformers for interfacing with
the load due to the need for three separate neutral wire connections. This converter is given in
Figure 1-3.
A three-phase four-wire converter with a neutral point clamped (NPC) dc bus can
compensate for all unbalanced load currents, power factor, and all harmonics [15]. However, the
dc-bus voltage for this converter is 15% higher than those for three-phase three-wire and three
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Figure 1-2. Three-phase three-wire converter
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Figure 1-3. Three single-phase converters
single-phase converters for the same grid voltage, and thus it may require higher rated
semiconductor devices. There is the potential to reduce the required dc-bus voltage by utilizing
more complex modulation techniques and a four-leg variant of this converter. Though the
voltage stress may be reduced, this variant requires more semiconductor devices. Both converter
types are shown in Figure 1-4. A summary of all the above solutions is given in Table 1-1.
Direct Connection to Distribution Systems
Usually a shunt active compensator at distribution system level voltages would be rated
for lower voltages (e.g., 480 V) and a step-up transformer would interface with the feeder [1618]. This requirement remains a barrier for the use of these converters because of their ease-ofuse can be diminished by the need for a transformer. Also, though relatively uncostly, linefrequency transformers require a significant amount of space, which can affect the deployment of
these equipment along the distribution feeder. Active compensators connected directly to
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Figure 1-4. Three-phase four-wire (a) neutral point clamped (b) four-leg converter.
Table 1-1. Summary of common current compensation solutions
NegativeZero-Sequence
Power Factor
Sequence
Solution
Current
Compensation
Current
Compensation
Compensation
Passive Solutions
✓


Shunt Capacitors


✓
Zig-zag Transformer
Active Solutions
Thyristor Switched
✓


Inductor and
Capacitor
✓
✓

3-leg VSC
✓
✓
✓
6-leg VSC
✓
✓
✓
3-leg NPC VSC
✓
✓
✓
4-leg VSC
✓ indicates that the solution has the ability
 indicates that the solution does not have the ability
1
not normally intended for this purpose
2
can only compensate zero-sequence harmonic components
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Harmonic
Current
Compensation
✓1
✓2

✓
✓
✓
✓

medium voltages have the potential to occupy less space and distribution system planners may
use them more easily as with other equipment (e.g., shunt capacitors, voltage regulators).
Multilevel Converters
Multilevel converters have been suggested to achieve higher effective output voltages
from the use of relatively low-voltage rated devices [19]. The breakdown voltages of
semiconductor devices for high-voltage applications are reaching near 15 kV but the
commercially available devices remain under 3.3 kV. Through special configurations of the lowvoltage devices, these converters can achieve higher voltages by stacking these devices to form
different “levels.” There are many topologies available for active power exchange with the grid
[19]. The three main topologies to consider are: The Diode-Clamped Multilevel Converter
(DCMC), the Modular Multilevel Converter (MMC), and the Flying-Capacitor Multilevel
Converter (FCMC).
The DCMC has the main advantage over the other two in that it does not require
additional passives when adding levels to the converter. The main disadvantage is that the
number of diodes increases exponentially with the number of required levels and the conduction
losses can increase drastically as a result [20].
The MMC’s main advantage is its modularity, lending itself to greater serviceability of
the converter and can increase its reliability [21]. The main disadvantages are the number and
size of the required capacitive components [22].
The FCMC has the main advantage of size reduction since the required capacitive energy
storage is inversely proportional to the switching frequency [23, 24]. When compared to the
MMC, which has a required energy storage inversely proportional to the line frequency, the
FCMC has an obvious advantage. Like the MMC, this converter does not require the use of any
7

additional semiconductor devices and does not require any additional inductors. The main
disadvantage of the FCMC is the complexity. The levels of the flying capacitor are not
completely modular and balancing of the different capacitor levels may require additional control
[25-33]. Five-level examples of these three converters in NPC configurations are shown in
Figure 1-5.
1.3

Challenges of Multilevel Converters
As the voltage produced by the converter increases some challenges can arise such as an

increase in isolation and dv/dt immunity requirements [34-36]. When employing higher voltages
in a converter, clearance and creepage distances must be increased at all levels of the design [37].
These issues together can increase the size of the converter. The use of isolation materials with
high-voltage withstand capability must be used. This leads to the second potential result of these
challenges, higher cost. In addition to the higher price of high-performance materials, custom
power supply circuit configurations that can withstand the required voltage ratings in addition to
the required dv/dt’s must be used, which increases the cost. Even with the choice of more robust
materials and topologies, the dv/dt experienced across an isolation barrier can still contribute to
the degradation of the isolating material, resulting in a third challenge, reliability of the
converter.
One area of particular concern where all these challenges converge are the power
supplies for supplying power to the converter switching positions. Parasitic currents due to the
switching behavior of the power semiconductor devices can, unless mitigated, flow through the
parasitic capacitances of the power supply, gate driver ICs, and other isolating chips. These
current transients have the ability to degrade the small digital-level signals and cause false
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Figure 1-5. Main multilevel converter types: (a) DCMC (b) MMC (c) FCMC (d) MMC cell
triggering of digital logic or corruption of analog measurements [34]. These issues can lead to
unwanted turn-ON of power semiconductor devices or drive undesired controller behavior in the
converter. For the voltage isolation requirement of ±12 kVdc and 7.9 kVac and a dv/dt withstand
9

requirement of 100-150 kV/µs required by this project commercially available “off-the-shelf”
power supplies are often not available. Table 1-2 shows some commercially available supplies
that target high-voltage applications.
As previously mentioned, the commercial availability of semiconductor devices with
appropriate breakdown voltage ratings decreases as the required breakdown voltage increases.
Equipment manufacturers then assume a much larger risk in their supply chain when attempting
to use higher voltage rating devices. A solution is using several low-voltage semiconductor
devices connected in series to form a switching position with a higher effective breakdown
voltage [38-40]. This type of scheme increases the complexity of each switching position in the
converter but decreases the complexity of the converter topology [38-51].
1.4

Proposed Solution for Unbalanced Current Static Compensation
A current compensator is suggested in this dissertation in the interest of alleviating the

current imbalances experienced on distribution feeders. The following logic is used to derive an
appropriate solution:

Table 1-2 Commercially available power supplies
Part Number/Series

Manufacturer

RHV3
ISO5125I-120
REC6
DCHBA1-XXXXH8
30EFL
PWR
XE1000
SW25-25G

Recom
Power Integrations
Recom
Wall Industries, Inc
HVP
Murata
AEB Sapphire
Siebel Elektronik GmbH
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Isolation Voltage
Coupling
Rating
Capacitance
12.5 kVac, 20 kVdc 3.5 pF (4.0 pF max.)
12.5 kVpk
4.0 pF
5 kVac, 10 kVdc
20.0 pF
8 kVdc
10.0 pF
30 kVdc
40.0 pF max.
4 kVdc, 8 kVpk
10.0 pF
15 kVdc, 10 kVac
25kVac
10 pF

•

An active solution utilizing high-speed power semiconductor devices must be chosen
for current compensation due to the enhanced functions and versatility compared to
passive or hybrid solutions.

•

A three-phase four-wire converter is required because of the applicability to
unbalanced distribution systems in the United States.

•

Eliminate the use of a step-up transformer to reduce a barrier to adoption by the
electric utilities. Thus, connecting directly to the distribution system voltages requires
the use of a multilevel converter.

•

Solve the set of challenges, particularly with the availability of high-voltage
semiconductor devices and the power supplies that can be used to drive them, that
come with multilevel converters based on fast-switching semiconductor devices.

With all of this in mind, the solution chosen for this paper is a Medium-Voltage
Unbalanced Current Static Compensator (MV-UCSC) that consists of a 13.8 kV three-phase
four-wire, neutral-point-clamped, eleven-level, flying-capacitor converter.
In [52] and [53], FCCs with a high number of levels have been demonstrated at low
voltages to produce efficient and compact designs. The use of the flying capacitor converter at
medium-voltages has not been shown. Overall, there are very few experimental examples of
multilevel medium-voltage converters of any kind in the literature [54, 55].
The MV-UCSC is made from 3.3 kV switching positions by utilizing two modular
stackable 1.7 kV switching positions connected in series. These switching positions have selfpowering ability, which allows them to provide on-board power to themselves for the gate drives
and other auxiliary circuitry from the voltage across the switching position in the OFF state [5658]. This eliminates the need for an external isolated power supply meeting the isolation and
11

dv/dt requirements. They also utilize voltage-balancing circuits that allows for series-connection
of an arbitrary number of these switching positions to form an effectively higher voltage
switching position.
1.5

Objectives of the Dissertation
The objectives of the dissertation are as follows:
1. Provide an overview of the primary functions of the proposed MV-UCSC,
2. Show the effects of adding the MV-UCSC to existing conventional regulating
equipment,
3. Describe the construction of the MV-UCSC and its the control algorithms,
4. Present the modular stackable switching positions used in the MV-UCSC,
5. Introduce an enhanced variant of the modular switching position, and
6. Lay out the final testing results from operation of the constructed MV-UCSC
prototype at the NCREPT test facility.

1.6

Organization of the Dissertation
The structure of this dissertation comes in three major tiers. The first one addresses the

MV-UCSC functionality at the distribution system level. The operation of the MV-UCSC along
with some non-obvious applications are provided in Chapter 2. The consequence of a MV-UCSC
installation with respect to the function of traditional compensation equipment that is installed at
the substation is demonstrated in Chapter 3.
The second tier narrows the focus onto the converter itself as reflected in Chapter 4
where the construction and simulation of the MV-UCSC as a non-ideal system are presented.
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The third tier narrows the focus even further to the development of a modular stackable
switching position for use within the MV-UCSC. The design theory, simulation, and testing of
this modular stackable switching position as well as modification required for its use in halfbridge configurations are presented in Chapter 5. The switching position concept and variation of
the switching position in Chapter 5 are given in Chapter 6. All these analyses are experimentally
verified in Chapter 7 where the testing results of the proposed MV-UCSC as a grid-connected
current compensator utilizing the switching positions from Chapter 5 are shown.
Finally, major conclusions from this work along with suggestions for future work are
provided in Chapter 8. Appendices have been included to enable easier recreation of the work
described in this dissertation.
1.7

Major Contributions of this Research
The major contributions are the development of a modular stackable switching position

and the design and implementation of this modular switching position within a medium-voltage
converter. Table 1-3 summarizes the details of each of these contributions.
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Table 1-3 Contributions of this research
•

•

•

•

Modular Switching Position
Improved a voltage balancing circuit such
that it is suitable for half-bridge operation
[59].

MV-UCSC with the Switching Position
• Designed and built a 13.8 kV, 11-level
NPC FCC (Chapter 4).

•
Provided a previously non-existent
quantitative design methodology for
choosing component values for the voltage
balancing circuit of series-connected
•
devices [59].
Reconfigured an existing self-powered
circuit to allow for self-powering at any
•
voltage and thus a soft-starting mechanism
using a simplified implementation [59].
Developed a start-up routine for a halfbridge configuration of the modular
•
stackable switching positions by leveraging
the proposed soft-start mechanism of the
switching position [59].

Combined two instances of the 1.7 kV
switching position in series to form an
effective 3.3 kV switching position [59].
Demonstrated the use of a modular
stackable switching positions within a halfbridge configuration (Chapter 7).
Confirmed the operation of custom ridethrough, voltage regulating and fault
handling of the switching position with the
MV-UCSC (Chapter 7).
Connected the MV-UCSC directly to a
medium-voltage system with unbalanced
loading and confirmed upstream current
balancing (Chapter 7).

1.8
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2.1

Abstract
Inherent current imbalances are often present in electric distribution systems due to the

increase of single-phase generation in the form of renewables and the existence of single-phase
loads. The continued expansion of non-linear load usage is also increasing the levels of
harmonics through the power transformers servicing these distribution systems. The issues that
arise from these operating conditions are widely known and standard solutions used by utilities
are as well. However, they are often bulky and do not provide a level of control or versatility
appropriate for these challenges. This paper gives an overview of many of the problems that are
faced on distribution systems and how an active shunt compensator may be used to mitigate or
eliminate them.
2.2

Introduction
Distribution systems normally operate under certain amount of unbalanced loading,

especially for residential systems, due to single-phase loads. The issue is exacerbated by singlephase generation in the form of rooftop solar which has seen significant increase in certain areas.
Though large-scale three-phase solar generation remains by and large the majority of solar
generation this does not eliminate the unbalanced nature of the loading. The issues associated
with the negative- and zero-sequence current resulting from unbalanced loads are well
documented [1-6]. For example: overheating of a generator, improper sizing of neutral
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conductors, MMF ripples inside the generator due to negative-sequence MMFs and overheating
of the holding tank for ungrounded wye-connected transformers. Efficiency of the total system is
also adversely affected [7, 8].
One of the most prominent issues is the voltage profile along the feeder. Utilities use load
rebalancing, load-tap changers, and reactive FACTS devices to meet voltage standards. At the
three-phase feeder level, there is extensive research into techniques that can be used to optimize
tap scheduling and the allocation of load among the available feeders, many of which are
summarized in [9]. These algorithms are used to optimize a set of variables, not just load
distribution, and many do not consider the effects of load imbalance which can greatly affect the
analysis [10]. They also rely heavily on the prediction of the loading curve. This can be difficult
when trying to design for new load centers, especially in rural areas [11, 12].
FACTS devices are currently used to augment the existing transmission systems;
however, the use of power-electronics-based FACTS at the distribution level is still in its
infancy. In this paper, the application of a shunt “unbalanced current static compensator”
(UCSC) will be evaluated with respect to (1) the issues mentioned above, (2) a modernizing grid
with increasing distributed generation, and (3) an expanding interest in a microgrid-based
distribution system.
The remainder of this paper is organized as follows: the main and secondary applications
of a shunt compensator are presented in sections 2.3 and 2.4, respectively. Simulation results and
main implementation challenges for the proposed compensator are given in sections 2.5 and 2.6.
Last thoughts are given in section 2.7.
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2.3

Primary Applications of a Shunt Compensator
Reliability of service is a crucial criterion because customers expect consistent and

limitless power availability. This requires a certain amount of margin between the nominal load
and maximum feeder ratings at any given time to allow for contingencies. Unbalanced load
currents add another level of complexity to the problem because any optimization effort needs to
consider each phase of the feeder separately to achieve the true system-level optimal.
An UCSC installed near a distribution substation is shown in Figure 2-1. In this
configuration on a traditional feeder, a shunt compensator can balance the currents seen by the
substation, bring unity power factor (leveraging existing shunt capacitor banks), potentially
dampen power oscillations during transient events, and compensate for harmonic currents that
are produced by non-linear loads [13, 14].

Figure 2-1. Connection of the UCSC to a three-phase feeder.
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2.3.1 Current Balancing
When each phase of the feeder is carrying different and varying currents the UCSC can
draw additional current from the less loaded phases and circulate that current onto phases that are
more heavily loaded. This forces the current seen upstream to the average of the three phases,
helping to eliminate any upstream fundamental frequency neutral current. This improves the
efficiency of electric machines connected to the grid, can improve the efficiency of the system,
and can improve the voltage balance at the point of common coupling by balancing the voltage
drop across the upstream impedance [4].
Around 7.7% of billable energy was lost in transmission and distribution systems in the
United States in 2016 [15]. Using the average retail price that implies approximately $31.5
billion dollars in lost revenue. Taking a transmission line with equal line resistance and an
average current unbalance term, γ, the three-phase currents can be defined as:
(1)
where Iavg is the average RMS current of the phases. The proportional energy loss in the
transmission line can be expressed as:
(2)
In Figure 2-2 the lost revenue due to transmission losses is plotted against varying γ for the cases
in which transmission line losses amount to 1%, 2%, and 3% of the total billable energy. For the
sake of argument, transmission lines were assumed to be operating at a γ of 0.25 for the 7.7%
losses quoted above.
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Figure 2-2. Lost revenue due to unbalances.
These calculations are simple averages that do not reflect the varying nature of loading or
$/MWh for the electric power grid, but they do reflect the potential savings for utilities that
experience unbalanced loading conditions.
2.3.2 Power Factor Regulation
Regulating the power factor to unity helps to improve the total system efficiency by
reducing losses accrued in the upstream transmission lines through reactive current reduction.
When used in conjunction with relatively cheap and well-known switched shunt capacitor banks
the rating of the UCSC can be significantly reduced. While the shunt capacitor banks
compensate for most of the reactive power they can only be switched in units of around 50
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kVAR per phase [16]. The UCSC can provide nearly infinite steps of reactive power within a
smaller range. This
•

maintains unity power factor at all operating points,

•

reduces potentially the number of operations for the switched capacitor bank and
thus, reduces the number transient events from the changing taps in a capacitor bank,
and

•

can decrease any variations in the voltage profile of the feeder.

This operation could be extended to a fault ride-through type operation where the UCSC
remains active and provides VAR support for the grid [17].
2.3.3 Harmonic Compensation
The UCSC can eliminate the voltage distortion that would otherwise propagate back into
the transmission system and other feeders by compensating for harmonic currents. Harmonic
voltages can overheat shunt capacitors (decreasing their lifetime), cause increased distortion in
other grid-connected converters that are not equipped with harmonic voltage compensation [18],
and could excite grid resonant frequencies [16]. Harmonics currents can also over-heat power
transformers, creating hot-spots and deteriorating the insulation which reduces the lifetime of the
transformer [19].
2.4

Secondary Applications of a Shunt Compensator
In addition to the direct benefits discussed above, there are several secondary benefits as

listed below:
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2.4.1 Complements Load Redistribution Practices
By extending the operating range of the upstream equipment, the conditions for load
reconfiguration algorithms are laxed and thus provides more flexibility in the solution. This can
help to reduce the number of reconfigurations. Currently, utilities manage current imbalances by
first attempting to predict the growth of new loads and selectively add new single-phase loads,
and secondly, mitigate any imbalances that occur later by moving single-phase loads to other
phases as needed. This type of solution decreases the imbalance of the system but does not
provide a fine-tuning of the resulting currents, because it does not account for the intermittency
of the loads. The presence of the UCSC can extend the amount of time between load
reconfigurations. The UCSC also maintains low neutral current at the substation for any
intermittent loads. In addition, there may be instances in which there is a fault on one of the loads
and a downstream fuse may open. This could cause a significant change in the loading of any
phase resulting in an imbalance for which the utility cannot anticipate.
2.4.2 Inter-feeder Current Sharing
Multiple UCSCs installed at a bus that services several feeders can share a dc-link,
providing current redistribution between adjacent substation transformers as in Figure 2-3. In this
scenario, the total power available to a feeder is no longer limited absolutely by the rating of the
transformer servicing it, but by the combined rating of its UCSC and transformer. Or, to
approach the problem from a more practical direction, the stress across a transformer can be
reduced from near-peak conditions to help prolong its lifetime [20].
If there is a three-phase fault on Feeder #2 and a large current begins to flow through T2,
instead of the UCSC on Feeder #2 deactivating, the linked UCSCs can help to distribute some of
the current stress of T2 to T1.
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Figure 2-3. DC-link sharing between UCSC on adjacent feeders.

2.4.3 Microgrid Augmentation
In the context of feeders used as microgrids, the UCSC helps to decouple the effects of
loads in any one microgrid on the system during grid-connected mode, and in islanded mode the
UCSC can operate as a significant STATCOM resource that can help with voltage regulation and
sub-synchronous resonances [21]. The compensation capability of the UCSC needs not be
limited to the currents directly upstream from the point of installation. Tertiary level controllers
for the microgrid can dictate the current references for the UCSC to achieve the goals at other
nodes of interest.
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2.4.4 Compact Installation
HV SiC devices enable direct connection to the medium voltages of distribution feeders
with significantly less complexity. This eliminates the need for low-frequency transformers and
the increased achievable switching frequencies allow for a large reduction in passive components
in the power-stage of the device. This enhances the modularity of the UCSC and lends itself to
the possibility of incrementally adding UCSC resources to new and existing installations as
dictated by load growth or changing optimization criterion for the distribution system.
Component volume reduction and elimination of the low-frequency transformer is
important for the cost of the converter, but also for the cost of installation. In [16] the cost of new
substation installations in 2008 were as low as $36/kW or as high as $110/kW, so being able to
eliminate the need for new installations or to be able to pole-mount a FACTS device could
remove much of these secondary costs.
2.4.5 Energy Storage and Delivery
Though conceived as an energy circulating device, if the UCSC was connected to energy
storage or generation it can, with minor changes to its control criterion, supply energy to the load
in addition to its other objectives. In the case of energy storage, the UCSC can be used as a peakshaving device for high-load conditions by storing energy during times of lower cost. And in the
presence of renewables like solar and wind this can be used to control the intermittency of loads
seen upstream from the point of installation [22].
2.5

UCSC Simulation Results
The abilities of the UCSC to balance currents and compensate for power factor are

demonstrated Figure 2-4 using the control strategy presented in [23] with the UCSC connected
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Figure 2-4. Substation currents and real power demand during UCSC and solar farm operation.
directly to a 13.8 kV feeder just downstream from a substation. At t = 0.05 s the UCSC starts to
compensate for the reactive component of the load and the current magnitudes reduce
accordingly. The power factor is improved from 0.88 lagging to 1.0. At t = 0.15 s current
balancing operation begins and the currents of each phase are all brought to the same magnitude.
The Unbalance Factor is reduced from 23.5% to 0.15%, and defined by:
(3)
Though the merits of the shunt compensator for a traditional feeder are firmly
established, their place in a microgrid-based distribution system with significant generation and
bi-directional power flows is not as obvious. One can consider a large solar plant installed at the
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end of the feeder in Figure 2-1. At times there may be enough generation on the feeder itself that
power flow reverses in one, two, or three phases. The UCSC can still balance the current seen by
the substation up to the point and past where the averaged three-phase power flow has reversed.
Figure 2-4 shows the UCSC operating while connected to an unbalanced load while three-phase
generation at the end of the feeder increases starting at t = 0.25 s, eventually reversing real power
flow in one phase.
The UCSC acting as an active filter for harmonics is shown in Figure 2-5, Figure 2-6, and
Figure 2-7 using the control strategy proposed in [24]. The UCSC in Figure 2-5 activates at t =
0.03 s and begins compensation at t = 0.04 s.

Figure 2-5. Substation currents before and after harmonic compensation.
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Figure 2-6 shows the harmonic content of each substation phase current before
compensation begins. The substation harmonics after imbalance and harmonic compensation
begins is illustrated in Figure 2-7. The 7th harmonic was reduced from 2.2 A to 0.4 A in Phase A.
The 5th harmonic was reduced from 1.8 A to 0.2 A in Phase B. And the 3rd harmonic was
reduced from 1.9 A to 0.2 A in Phase C. The ability of an active filter to eliminate harmonics is a
function of the switching frequency, sampling frequency, and computational power [25, 26].
2.6

UCSC Technical Challenges
Aside from the issues that any power-electronic-based solution faces (e.g., stability,

THD, efficiency), any power electronic solution for the grid faces the same issues of any piece of

Figure 2-6. Substation harmonics before compensation.
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passive utility equipment: (1) grid transients and (2) internal faults due to these transients.
Semiconductor devices do not have the same overvoltage and overcurrent capabilities of
traditional utility equipment. Thus, the protection of power electronic based equipment is a
prominent research topic. Fortunately, as a supplementary and shunt-connected device, the
UCSC avoids many issues that would be faced by equipment like a solid-state substation [27]
such as providing fault current in the event of a grid fault and accompanying voltage-sag since
the UCSC can quickly deactivate or compensate and wait for the grid to recover.
2.6.1 Over-Voltage Events
Significant voltage swells can occur on the grid and these types of events can destroy

Figure 2-7. Substation harmonics after compensation.
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power electronics if the voltage across any of the semiconductor devices rises above their
breakdown limit. A worst-case scenario is lightning striking the distribution line near the UCSC.
Reference [27] evaluates protections against the lightning strikes. These can include MOVs,
solid-state circuit breakers, fault-current limiters, and ac crowbars. Reference [28] evaluates the
selected grounding method of a grid-connected converter and its filter components for protection
of the converter against lightning strikes using the IEEE 60060 1.2/50µs impulse voltage to
approximate the lightning strike on the feeder. With these various solutions there are tradeoffs
between cost, voltage surge levels, current surge levels, and any effect the solution may have on
the grid.
2.6.2 Internal Faults
There are more points of failure due to the complexity and component count of these
converters. An important area of research is in improving reliability and providing the ability to
ride-through the fault of semiconductor devices or capacitors in the converter. Reference [29]
outlines the use of redundant switching cells in modular multilevel converters (MMC) to
improve reliability in the event of a device failing open or short. Reference [30] evaluates the
ability of the flying capacitor converter (FCC, FCMLC) and presents solutions for continued
operating after switch faults. “Hot-swapping” of submodule units in multilevel converters like in
[31] paired with redundant switches or switch over-ratings can also enable smaller or eliminate
down-time for power electronic equipment.
Another point of failure in most converters is the capacitor. Electrolytic capacitors can be
a major limiting factor when it comes to the lifetime of the converter. Reference [32] addresses
the reliability of capacitor banks based on electrolytic and film type capacitors. Film capacitors
generally have greater reliability than electrolytic capacitors, but a lower energy density leading
33

to an inherent tradeoff between cost, size, and reliability. However, the higher switching
frequencies enabled by SiC devices can shrink the capacitance required in some converters,
which can make this trade-off optimization effort easier.
Though SiC is an enabling technology for direct MV connection, it brings new cabinetand PCB-level design challenges. Powering gate drive circuitry at 10-30 kV bias with dv/dt of
100 kV/µs requires careful design of power supplies [33, 34]. Self-powered gate driving
architectures may also be a suitable solution [35]. The selection of isolation materials is also
important [36]. Reference [31] uses a solid polyurethane dielectric for a reduction in direct
clearance between components, and thus converter volume, and as mechanical support for each
submodule in the MMC.
2.6.3 Converter Start-up
In general, power converters require a start-up procedure and additional equipment to
avoid high in-rush currents leading to power device failures. This actuality, like in grid transient
protection schemes, requires some trade-offs between complexity, cost, and volume in the
solution. As suggested in [37] a pre-charge resistance can be used to charge the capacitors in the
converter safely, by limiting the in-rush current when the breaker is closed. This requires the use
of an additional medium-voltage switch across this resistance to short it out during normal
converter operation, which all together is relatively cheap, but can take up a lot of volume. The
other common method is the use of an auxiliary power supply that charges the capacitors using
energy from the grid in a controlled manor [38]. This can be implemented with semiconductor
devices with potentially less volume than the shunt resistor method, though it is more complex
and expensive. In both scenarios there is the potential for a mismatch in the capacitor voltages.

34

Balancing resistors and PWM techniques can be used to eliminate this mismatch during the startup transient and steady-state operation as suggested in [39].
2.7

Conclusions
The use of an Unbalanced Current Static Compensator as a shunt compensator was

evaluated for its use in electric distribution systems. The UCSC’s primary functions as current
balancing and power-factor correcting device were shown in simulations of a 13.8 kV feeder.
The UCSC was able to achieve negligible neutral current and unity power factor for each phase.
In addition, simulations of the UCSC acting as an active filter for harmonic currents were also
included. The amplitudes of the 3rd, 5th, and 7th harmonics were reduced by around 80%.
Potential secondary functionality of the UCSC and their benefits to the distribution system and
the utility were discussed.
Current challenges associated with the implementation of grid-connected power
electronics and more specifically multi-level converter structures based on SiC were presented
along with solutions that have been proposed to solve these problems. This shows that the
underlying technologies required to make a medium-voltage active compensator plausible exist.
Though further research into reliability, cabinet-level design and proof-of-concept testing at
medium-voltages approaching the 15 kV-class distribution voltages like in [40] are needed to
increase confidence in the viability of FACTS implemented at the distribution system level.
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CHAPTER 3
THE IMPACT OF A CURRENT IMBALANCE COMPENSATOR ON FEEDER
COMPENSATION EQUIPMENT OPERATION

V. Jones and J. C. Balda, "The Impact of a Current Imbalance Compensator on Feeder
Compensation Equipment Operation," 2020 11th IEEE International Symposium on
Power Electronics for Distributed Generation Systems (PEDG), Dubrovnik, Croatia,
2020, pp. 1-6.
3.1

Abstract
Typically, a feeder in a distribution system is operating with unbalanced currents.

Furthermore, single-phase load-side generation can worsen this current imbalance. The use of an
active current compensator has been suggested in literature as a solution because traditional
compensation equipment used by electric utilities cannot fully address this issue. This paper
looks at the effect that an unbalanced current compensator will have on the conventional
compensation equipment installed at the substation. In addition, the positioning of this
compensator relative to the other equipment is discussed. Using data from an existing
distribution feeder the findings show that in most cases the use of this compensator can reduce
the number of operations experienced by voltage regulators and switched capacitor banks.
3.2

Introduction
It is common for feeders in distribution systems to supply unbalanced loads. The

economics of electricity supply force the use of single-phase taps from the three-phase main
feeder to service loads and make this condition unavoidable. The load imbalance is worsened by
the proliferation of single-phase rooftop solar installations affecting nominal load levels and
potentially increasing load variability. As a result several issues can arise due to negative- and
zero-sequence current components in feeder currents [1-6]. These include holding-tank
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overheating, overloading of the neutral conductor and magnetomotive force (MMF) ripples in
grid connected electric machines in addition to reduced system efficiency [7, 8].
To overcome this imbalance issue a shunt-connected compensator has been suggested to
supply the negative- and zero-sequence currents on three-phase four-wire systems, and thus, give
the appearance of a balanced load to all upstream equipment [9-14]. Many of these converters
can also compensate for the load reactive power, and maybe, harmonic currents from non-linear
loads. These compensators provide more benefit to the feeder when installed close to load
because this eliminates unwanted current components before they can distort the feeder voltage
profile. The disadvantage is that this does not compensate for as much load and thus requires
many more installations. For this reason, this paper looks at the installation of a current
compensator herein referred to as the Unbalanced Current Static Compensator (UCSC) at the
head of the feeder within the substation.
More specifically this paper analyzes the effects that the UCSC at the substation may
have on the voltage profile at the head of the feeder and preexisting traditional compensation
equipment. Traditional regulating equipment on a feeder consists of Load Tap Changers (LTCs),
(single- and three-phase) Voltage Regulators (VRs) and (switched and fixed) Power Factor
Correction (PFC) Capacitors. LTCs and VRs are outfitted with mechanical tap-changing
apparatuses that become worn over time and require preventative maintenance [15].
Coordination between reactive power compensators and LTCs is shown in [16] and others for
balanced three-phase systems. This paper analyzes the effect of single-phase load imbalance
correction in addition to reactive power compensation on the number of operations for these
traditional regulating equipment by using data derived from an existing feeder and discusses the
logistics of the positioning of the UCSC on preexisting substation installations.
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The remainder of this paper is organized as follows: An overview of the conventional
regulating equipment as well as the system derivations are in section II. The effect of the UCSC
is analyzed in section III. Conclusions are given in section IV.
3.3

Conventional Regulating Equipment
Apparent-power data measured at 15-minute increments at a distribution feeder is shown

in Figure 3-1. The implicit unbalance in the phase currents is obvious. A power factor of 0.80
lagging for each phase is assumed because the phase data was not provided. Uncompensated,
these currents result in total winding conduction energy loss inside the transformer of 0.05405
pu-h or an average power loss of 0.00225 pu during the 24-hour period. In addition, a voltage
Regulating equipment seen on the feeder traditionally consists of LTCs within the power

Figure 3-1. Feeder apparent power over a 24 hr period.
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Figure 3-2. Voltage drop at the head of the feeder over a 24 hr period.
Table 3-1 Feeder characteristics
Parameter
Transformer Reactance
Transformer Resistance
Feeder Source Reactance
Load Power Factor

Value
0.065673 pu
0.004827 pu
0.01 pu
0.80 lag

transformers, single- and three-phase VRs and PFC capacitor banks (switched and fixed). LTCs
and VRs typically have the option to enable Load-Drop Compensation (LDC). These can help to
compensate for the voltage profile of the feeder and improve the feeder efficiency.
The equivalent one-line circuit diagrams for the feeder are shown in Figure 3-3. To increase the
versatility of the model, a constant impedance load, 𝐼
constant power load, 𝐼

, a constant current load, 𝐼

, and a

, were considered when evaluating at the performance of the

compensating equipment. The currents drawn from each of these sources are defined by:
𝐼

⃑=

𝐾

𝑃 + 𝑗𝐾
|𝑉 |

43

𝑄

∗

𝑉⃑
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𝐾
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𝑄

𝐾

𝑃 + 𝑗𝐾
𝑉⃑

𝑄

∗

,

(2)

,

(3)

∗

𝐾

+𝐾

+𝐾

= 1,

(4)

𝐾

+𝐾

+𝐾

=1.

(5)

The variables whose subscripts are amended by “x” are quantities that are specific to a
phase (a, b, or c) of the distribution feeder. The voltage just downstream from the power
transformer is 𝑉 . The real power of the load at the nominal voltage is 𝑃 , 𝑉 , and the reactive
power of the load at 𝑉 is 𝑄 . The percentages of 𝑃 and 𝑄 constituted by the constant impedance
load, the constant current load and the constant power load are 𝐾 and 𝐾 , 𝐾
𝐾

and 𝐾 , and

and 𝐾 , respectively. The voltage source for the grid is 𝑉 , the equivalent transmission

system impedance is 𝑍 and the power transformer impedance is 𝑍 .
The basic one-line diagram with no compensating equipment is in Figure 3-3(a). A circuit
approximating the VR is added in Figure 3-3(b) and a PFC capacitor bank is placed downstream
from the VR in Figure 3-3(c). To solve the system at each data point the equations for the system
had to be derived for each scenario.
3.3.1

Uncompensated System
Using KCL at the downstream node of 𝑍

1
𝑍 ⃑

𝑉 ⃑ − |𝑉 | =

𝐾

𝑃 + 𝑗𝐾
|𝑉 |
𝑍 ⃑=

results in:

∗

𝑄

+

𝐾

𝑃 + 𝑗𝐾
|𝑉 |

|𝑉 |
𝐾

𝑃 + 𝑗𝐾
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𝑉𝑢
-

𝑉𝑔

𝐼𝐶𝑃𝐿

𝐼𝐶𝐶𝐿

𝐼𝐶𝐼𝐿

(a)
Voltage Regulator

𝑉𝑉𝑅

𝑍𝑋𝐹

𝑍𝑆
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𝑉𝑢
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𝑉𝐻
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𝐼𝑉𝑅
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(b)
Capacitor Bank

𝑍𝑋𝐹

𝑍𝑆
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Regulator

+
𝑉𝑢
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𝑉𝑔
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(c)
Figure 3-3. Connection of the UCSC to a three-phase feeder.
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1
𝑉

+𝜃

,

𝑉 sin 𝜃

sin 𝜃

+ cos 𝜃

− |𝑉 |

𝑉 cos 𝜃

|𝑍 |
=

𝑍

(9)

|𝑉 | cos 𝜃
𝐾 𝑃
𝐾 𝑃
+
+
|𝑉 |
|𝑉 |
|𝑍 |

is the impedance for the constant-impedance load. 𝜃

transformer. 𝜃

.

is the impedance angle of the

is the angle of 𝑉 . 𝑉 is chosen to be the 0 rad reference for the system. The

magnitude of 𝑉 is chosen to be 1.0146 pu. By iterating 𝑉 and 𝜃 to satisfy (9) the solution of
the system is determined.
3.3.2

System with Traditional Compensation
For the feeder in Figure 3-3(b), applying KCL at the downstream node of 𝑍

results in

the following system equations:
1
𝑍 ⃑
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𝐾
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−
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𝑎 −

− 𝑗 sin 𝜃
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−
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|𝑉 |

−

|𝑎𝑉 | sin 𝜃
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|𝑍 |
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|𝑉 |

− sin 𝜃

𝑉 sin 𝜃
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+ cos 𝜃

1
𝑉
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,
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𝐾 𝑃
𝐾 𝑃
=𝑎
+
+
|𝑎𝑉 |
|𝑉 |
|𝑍 |
𝑉

(12)
,

= 𝑎𝑉

𝑎 is a scalar that corresponds to the tap location on the VR. PFC capacitors are added to the
constant impedance load 𝑍

.

46

(13)

The system equations are iteratively solved using a script. The flowchart for the script is
shown in Figure 3-4. For each apparent power datapoint from Figure 3-1 the system equations
are solved for each phase (Steps 1 - 3). For the uncompensated system steps 4 through 8 are
skipped. When using an LTC or a VR the system, it must be determined if 𝑉 is within
1

2

3

4

YES
5

Load the Next Feeder
Power Data Point
Update the constant impedance load
considering PFC capacitor bank tap
Iterate system equations to solve
system with chosen tolerance
Find the voltage at the top of the
feeder
Within Acceptable Limits?

NO
Change the Voltage Regulator Tap

6

YES
7

Determine the resulting load power
factor
Within Tolerable Range?

NO
Change the PFC Capacitor Bank Tap

8

Determine the final tap of the PFC
Capacitor Bank

9
Save all applicable datapoints

Figure 3-4. Connection of the UCSC to a three-phase feeder.
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acceptable limits (Step 4). If not, the tap must be changed, and Step 3 is performed again. The
VR is assumed to be a +/- 5% regulator with 16 taps. This results in steps of 0.625%. Based on
section 4.c.(4).(a) of [17] an LDC with a 𝐾 value of 3.2125 is chosen with a compensation
voltage of 4 V.
If PFC capacitors are not used, then steps 6 through 8 are skipped. If PFC capacitors are
used, then Step 6 is performed. If the level of reactive power is not within tolerable limits, then
the switch PFC capacitor tap must be changed, and Step 3 must be performed again. For this
paper a fixed capacitor bank is installed that achieves close to unity power factor for the lightest
load of the day. In addition, it is assumed that a switched PFC capacitor bank as large as needed
to achieve unity power factor at any amount of reactive power is also installed. Accomplishing
unity power factor may not be cost effective to the utility. However, the “economical power
factor” can increase from around 0.95 lagging closer to unity when the price of new installations
and fuel rises [18]. However, the relative performance is of interest for the purposes of this paper
so unity power factor was chosen.
There are numerous types of tap control schemes for switched PFC capacitor banks [19].
For this paper, the capacitor bank is operating with VAR control with the setpoint being unity
power factor. In the continuous time system there would most likely be a time-delay feature on
each piece of equipment [17].
In the case of increasing the tap (increasing the PFC capacitance), the requirements for a
tap was 101% of the VARpu of a tap. This means that for a 0.0125 VARpu tap the PFC capacitor
bank would have to detect a need of an additional 0.01375 VAR pu. For a downward tap change
(decreasing the PFC capacitance), an excess of 0.01 VAR pu is required to trigger a tap change. It
is typically not desired to run a feeder at a leading power factor because of the possibility for
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voltage swells and resonances [18]. This increased margin for operation is to avoid nuisance tap
changing around the boundary conditions.
3.4

Effect of Adding the UCSC

3.4.1

Placement of the UCSC
The order in which the equipment comes on the feeder can affect the performance of the

total system. For example, it is best to place PFC capacitor banks downstream from the voltage
regulator because in this configuration they better compensate the voltage at the head of the
feeder [17]. This indicates that the location of the UCSC may affect its performance and as the
UCSC is intended to be added to existing substations not all locations for the UCSC may be
feasible. For this reason, the position of the UCSC among the preexisting equipment (PFC
capacitor bank, VRs and transformers with integrated LTCs) was considered. The cases
considered are given below and named for the order in which they appear along the feeder.
1) UCSC, Voltage Regulator, PFC Capacitor Bank: This is the most natural positioning
for the UCSC. This allows for the UCSC to compensate for the current without any
additional calculation. The voltage difference due to the upstream impedance and the
transformer are compensated and the PFC banks are part of the load. This placement
of the UCSC is shown in Figure 3-5. The current out of the UCSC is 𝐼 , 𝐼
current seen by the UCSC, and 𝐼

the load

the CT measurement for the VR LDC.

2) Voltage Regulator, UCSC, PFC Capacitor Bank: Without the LDC enabled on the
voltage regulator this positioning of the UCSC performs the same as in Case 1. This
configuration is displayed in Figure 3-6. However, if the LDC is enabled this creates
a problem for the voltage profile along the feeder. The currents the LDC uses to
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Figure 3-5. UCSC placement for Configuration 1 with current sensor locations.
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-

Capacitor
Bank
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Figure 3-6. UCSC placement for Configuration 2 with current sensor locations.
perform its compensation would be incorrect, as they are compensated currents. If the
CT for the LDC could be moved to measure the current downstream from the UCSC
then this problem is eliminated. But most voltage regulators have the CT installed
within the same tank as the tap-changing mechanism and makes this modification
unlikely and/or unreasonable.
3) Voltage Regulator, PFC Capacitor Bank, UCSC: This positioning might come
about if there is no space at the substation for additional installations. This has the
same issues as Case 2. In addition, the UCSC then requires knowledge of tap position
of the PFC capacitor bank so that it can appropriately compensate the power factor.
Otherwise, it will attempt to compensate for the total reactive VARs of the load. One
advantage of this positioning is that the UCSC is now inherently equipped to
compensate for the harmonics that might otherwise cause increased current in the
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PFC capacitor bank. To achieve this task in Case 1 & 2 the UCSC would need a
current sensor downstream from the PFC capacitor. Otherwise, it can only
compensate for harmonic currents seen upstream.
4) Load Tap Changer, UCSC, PFC Capacitor Bank: Assuming that the LTC similarly to
a three-phase VR, and the impedance changes of the transformer are negligible with
tap changes as in the VR; so, this case is identical to Case 2. The LTC is built into the
transformer and the use of an LDC would most likely result in a deterioration of the
feeder voltage at the intended load center for which the LDC is enabled.
Considering the UCSC, VR with LDC, and PFC Capacitor bank as distinct installations,
not all advantages of the UCSC can be obtained with any one configuration. Through a
reconfiguration of the UCSC current sensors from Figure 3-7 the current balancing, reactive
current compensation functionalities of the UCSC can be performed as intended using 𝐼 , the
upstream current seen by the UCSC, rather than 𝐼 . Then, the measurement 𝐼 , which has been
moved downstream from the capacitor banks can be used to eliminate the lower-order harmonic
currents seen by the PFC capacitor banks.
3.4.2

Effect of the UCSC
For comparisons of the voltage unbalance between the phases and the number of

operations of the VRs and PFCs, the “UCSC, Voltage Regulator, PFC Capacitor Bank” case
from the previous section was chosen. The results of the different scenarios are summarized in
Table 3-2 – Table 3-8. The Average Maximum Voltage Unbalance (AMVU) metric used here to
determine the affect the UCSC has on the balance of 𝑉 on each phase is defined as:
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Figure 3-7. UCSC current sensor reconfiguration.

𝑚𝑎𝑥

𝑎𝑣𝑔

𝑉𝐻𝑥 − 𝑉𝐻

, 𝑥 = {𝑎, 𝑏, 𝑐}

𝑛

where 𝑛 is the number of datapoints in the day and 𝑉

(14)
,

is the average of 𝑉 between the three

phases, at each value of 𝑛.
Though current source loading can be a good approximation of a feeder with mixed type
loading (industrial, residential) this is not the case for many feeders. For this reason, the feeder
wassolved separately for the cases of mostly industrial loads and mostly residential loads. For

Table 3-2 Scenario descriptions
Scenario

VR

LDC

1
2
3
4
5
6
7
8

3 x 1-ph
3 x 1-ph
1 x 3-ph
1 x 3-ph
1 x 3-ph
1 x 3-ph
1 x 3-ph
1 x 3-ph

YES
YES
YES
YES
NO
NO
NO
NO

Load
Type
Industrial
Residential
Industrial
Residential
Industrial
Residential
Industrial
Residential
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VR Settings
(Vpu)
1.0167 (± 0.0125)
1.0167(± 0.0125)
1.0167(± 0.0125)
1.0167(± 0.0125)
1.0417(±0.0167)
1.0417(±0.0167)
1.0417(±0.0167)
1.0417(±0.0167)

PFC Settings
1% Hysteresis
1% Hysteresis
1% Hysteresis
1% Hysteresis
1% Hysteresis
1% Hysteresis
10% Hystersis
10% Hystersis

Table 3-3 Scenario 1
PFC Steps
(pu VARs)
0.0125
0.0250
0.0375
0.0500

UCSC
NO
YES
NO
YES
NO
YES
NO
YES

PFC Capacitor
steps
76
71
29
27
29
22
10
8

# VR
steps
9
1
9
1
9
1
11
1

Avg. Maximum
Voltage Unbalance
0.004632
0.004166
0.005213
0.004166
0.005088
0.004166
0.005402
0.004166

# VR
steps
6
2
6
2
6
0
10
0

Avg. Maximum
Voltage Unbalance
0.00509
0.00467
0.00507
0.00467
0.00511
0.00417
0.00547
0.00417

# VR
steps
5
0
5
0
5
0
5
0

Avg. Maximum
Voltage Unbalance
0.00898
0.00000
0.00899
0.00000
0.00899
0.00000
0.00899
0.00000

Table 3-4 Scenario 2
PFC Steps
(pu VARs)
0.0125
0.0250
0.0375
0.0500

UCSC
NO
YES
NO
YES
NO
YES
NO
YES

PFC Capacitor
steps
87
83
29
29
20
20
19
19

Table 3-5 Scenario 3
PFC Steps
(pu VARs)
0.0125
0.0250
0.0375
0.0500

UCSC
NO
YES
NO
YES
NO
YES
NO
YES

PFC Capacitor
steps
74
71
27
27
29
22
10
19
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Table 3-6 Scenario 4
PFC Steps
(pu VARs)
0.0125
0.0250
0.0375
0.0500

UCSC
NO
YES
NO
YES
NO
YES
NO
YES

PFC Capacitor
steps
87
81
29
29
20
20
19
19

# VR
steps
2
0
2
0
2
0
2
0

Avg. Maximum
Voltage Unbalance
0.00914
0.00000
0.00913
0.00000
0.00913
0.00000
0.00913
0.00000

Table 3-7 Scenario 5
PFC Steps
(pu VARs)
0.0125
0.0250
0.0375
0.0500

UCSC
NO
YES
NO
YES
NO
YES
NO
YES

PFC Capacitor
steps
77
77
27
38
26
20
8
20

# VR
steps
0
0
0
0
0
0
0
0

Avg. Maximum
Voltage Unbalance
0.00901
0.00000
0.00901
0.00000
0.00901
0.00000
0.00900
0.00000

Table 3-8 Scenario 6
PFC Steps
(pu VARs)
0.0125
0.0250
0.0375
0.0500

UCSC
NO
YES
NO
YES
NO
YES
NO
YES

PFC Capacitor
steps
87
83
29
44
20
23
19
16
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# VR
steps
0
0
0
0
0
0
2
0

Avg. Maximum
Voltage Unbalance
0.00916
0.00000
0.00915
0.00000
0.00915
0.00000
0.00914
0.00000

Scenarios 5 and 6 the LDC is disabled and thus the voltage band tap settings have been
changed to maintain the feeder voltage around 1.0417 pu. This would be the case for a UCSC
installed downstream from the VR or LTC.
In scenarios with three single-phase VRs, the steps total includes the steps for every
phase. In scenarios with one, three-phase VR the step total is equivalent to a step of all three
phases, so those totals need to be multiplied by a factor of 3 when comparing numbers. In all
scenarios the sensors for the PFC capacitors are on the most heavily loaded phase. For the 1 x 3ph VR scenarios the most heavily loaded phase is also used.
In almost every case, the number of operations of the VRs has been reduced with the
introduction of the UCSC. Similarly, the AMVU was also reduced for each case in which the
UCSC was used.
With regards to the switch PFC capacitor banks, the benefits are not so inherent. In some
cases, like in Scenario 3 with 0.05 VAR pu PFC capacitor taps, the number of tap changes
significantly increased. To overcome this effect, better coordination between the UCSC and the
PFC capacitor banks is required. A simple approach would be a larger hysteresis placed for PFC
capacitor tap changes. Two more scenarios are run with an increase in the hysteresis for an
upward tap change. The downward tap hysteresis is left unchanged.
Table 3-9 and Table 3-10 show the number of operations using a larger hysteresis. In
these scenarios the number of operations for the PFC capacitors banks either remained the same
or reduced. This comparison demonstrates that the installation of a UCSC may not simply be a
“plug-and-play” solution and may require additional analysis of the interaction between
compensation equipment.
Because no assumptions can be made about the data between each of the 15-minute
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Table 3-9 Scenario 7
PFC Steps
(pu VARs)
0.0125
0.0250
0.0375
0.0500

UCSC
NO
YES
NO
YES
NO
YES
NO
YES

PFC Capacitor
steps
74
71
27
27
25
22
8
8

# VR
steps
5
0
5
0
5
0
5
0

Avg. Maximum
Voltage Unbalance
0.00898
0.00000
0.00898
0.00000
0.00899
0.00000
0.00899
0.00000

# VR
steps
2
0
2
0
2
0
2
0

Avg. Maximum
Voltage Unbalance
0.00914
0.00000
0.00913
0.00000
0.00913
0.00000
0.00912
0.00000

Table 3-10 Scenario 8
PFC Steps
(pu VARs)
0.0125
0.0250
0.0375
0.0500

UCSC
NO
YES
NO
YES
NO
YES
NO
YES

PFC Capacitor
steps
87
81
29
29
18
18
17
17

increments, the data provided does not fully account for the number of operations that might
occur with continuous-time data. The delay settings for VRs can be anywhere from 30 seconds to
60 seconds depending on the volatility of the voltage profile. From this, it can be assumed that
the maximum number of operations from one increment to the next could be
(15 𝑚𝑖𝑛⁄(0.5 𝑚𝑖𝑛⁄𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛) − 1) or 29.
3.4.3

Effect on the Power Transformer
Perfectly balanced loading would produce a slight decrease in the winding losses and

core losses (around 1-2%), but this in of itself might not provide an economical motivation for
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installation of a UCSC. Temperature dependent end-of-life analysis of the transformer winding
and insulation like in [20] would be required to determine benefits that might be derived from a
UCSC. Assuming a forced cooling method, the difference in average oil temperature in the
holding tank between unbalanced and balanced load conditions may be negligible; however, the
hot-spot temperature of the heavily loaded lines may age one winding more than the other two.
3.5

Conclusions
The effect of adding a shunt current compensator for phase current balancing and reactive

power compensation on a traditional feeder was evaluated. More specifically, the effect that this
compensator, referred to as the Unbalance Current Static Compensator (UCSC), had on the
voltage imbalance and preexisting equipment installed at the head of the feeder.
A feeder model was developed to include input impedance, voltage regulators, powerfactor correction capacitor banks and the UCSC. Based on voltage data at the head of a real
feeder, the numbers of operations required by VRs and switched PFC capacitor banks were
determined. In general, the numbers of operations for both VRs and PFC capacitor banks were
reduced in the presence of the UCSC. Reduction in VR operations up to 100% was achieved. At
best, the operations for the PFC capacitor banks was reduced by 28%. However, in some cases,
the settings for a tap changing condition may need to be relaxed to avoid an increase in the
number of operations in the presence of the UCSC.
Permission for Reprinting:
© 2018 IEEE. Reprinted, with permission, from Vinson Jones, Juan Carlos Balda, The Impact of
a Current Imbalance Compensator on Feeder Compensation Equipment Operation, 2020 11th
IEEE International Symposium on Power Electronics for Distributed Generation Systems
(PEDG), 28 September 2019
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CHAPTER 4
CONSTRUCTION AND SIMULATION OF THE MV-UCSC PROTOTYPE
The theoretical understanding, simulation, and construction of a 13.8 kV neutral-pointclamped (NPC) flying capacitor converter (FCC), referred to as the MV-UCSC, that utilizes the
developed modular stackable switching positions to be analyzed in Chapter 5 are presented in
this chapter.
4.1

MV-UCSC Prototype Design
The envisioned connection of the FCMC, that is the MV-UCSC, to the grid is illustrated

in Figure 4-1. The MV-UCSC is connected in parallel with the downstream feeder at the point of
common coupling (PCC). A diagram of the basic structure for a single phase of the converter is
shown in Figure 4-2. Each phase consists of 11-level utilizing 3.3 kV switching positions (with
~70% voltage utilization). This voltage level was chosen to reduce the required complexity of
the converter since 10 kV and 6.5 kV power semiconductor devices are still in their early
developmental stages. The ratings used for the development of the MV-UCSC are displayed in
Table 4-1.
20 MVA, 13.8 kV

TO SUBSTATION
3-phase NPC inverter

PCC
N
TO LOAD

Figure 4-1. Connection of the MV-UCSC to a three-phase feeder.
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𝐶𝑃

12 kV
𝐶9

𝑁
𝐶𝑁

21.6 kV

𝐶8

19.2 kV

𝐶7

16.8 kV

𝐶6

14.4 kV

𝐶5

𝐶4

𝐶3

𝐶2

12 kV

9.6 kV

7.2 kV

4.8 kV

𝐶1

𝑃𝐻

2.4 kV

12 kV

Figure 4-2. The topology for one phase of the MV-UCSC.

Table 4-1. MV-UCSC design specifications
Parameter
Power Rating
Voltage Rating
Current Rating
Position Switching Frequency

4.1.1

Value
750 kVA (250 kVA per phase)
13.8 kV (line-to-line)
~ 30 A
10 kHz

The 3.3 kV Switching Position
Cost and availability of 3.3 kV SiC devices made it unfeasible to develop the 3.3 kV

switching position utilizing these devices. Therefore, two series-connected 1.7 kV SiC
MOSFETs were used to form an effective 3.3 kV switching position [1]. The design of the 3.3
kV switching position was presented in [1]. The switching position as it fits into the converter is
demonstrated in Figure 4-3. These switching positions avoid the need for an isolated power
supply to provide auxiliary power using a self-powered circuit [2-4]. In addition, a voltage
balancing circuit is placed across each switch to ensure dynamic and static voltage sharing
among the series-connected devices.
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12 kV

12 kV

S1

21.6 kV

Voltage
Balancing
Circuit

19.2 kV

Built-in
SelfPowered
circuit

16.8 kV
14.4 kV

12 kV
9.6 kV

From
Submodule
Capacitor

7.2 kV

4.8 kV

Voltage
Sensing

2.4 kV

S2
Fiber
Optic
Interface
with
Shutdown
Logic

Voltage
Balancing
Circuit

Built-in
SelfPowered
circuit

Figure 4-3. The switching position placement in a converter phase.

4.1.2

Flying and DC-Bus Capacitors
The major components along with their values are given in Table 4-2. The minimum

required capacitance for each capacitor unit of the flying capacitors is from [5]:

𝐶

≥

1
1
(1 − 𝑚) .
𝐼
∆𝑉
2𝑓

(1)

where ∆𝑉 is the desired ripple voltage across one unit, 𝐼 is the peak of the sinusoidal current,
𝑓

if the switching frequency of a submodule, and 𝑚 is the modulation index. The flying

capacitor unit 𝐶 for the MV-UCSC would be calculated as
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Table 4-2. MV-UCSC components and values
Component
DC-Bus Capacitance
Capacitors
Shunt resistance
Connection

Value

Selected Product

3900 µF 550 V
40 kΩ
PCB

Kemet A4075_ALS70_71

Flying Capacitors
Capacitors
Connections

5 µF, 1300 V
PCB

TDK MKP_B32774_778
2-layer, 1 oz, FR-4

LCL Filter Capacitance
Capacitors
Damping resistance

3 uF
10 Ω 100 W

CDE SCRN235R-F
Ohmite L25J10RE

2.3 mH

Amorphous C-Core
MetGlas AMCC-1000

2-layer, 1 oz, FR-4

Filter Inductance
Cores

Air gap spacer

Litz Wire
4-AWG, 38 AWG
strands
PLA

Grid Voltage Sensing
Voltage sensor
Burden resistance

Hall Effect Transducer
75 kΩ, 7 W

LEM 25-P
Yageo SQM700JB-75K

DC-Bus Voltage Sensing
Voltage sensor
Burden resistance

Hall Effect Transducer
75 kΩ, 7 W

LEM 25-P
Yageo SQM700JB-75K

Current Sensing
Current sensor
EMI shield

Hall Effect Transducer
Copper Braid

LA 100-P
Electriduct 1/2" EMI RFI Shielding

10 AWG, 15 kV
22 AWG, 3-conductor
1 mm Plastic Optical
Fiber

AWC 3239-10-15KV
Alpha Wire 57003

Wire

Cabling
Hook-up wire
Sensing Signal wire
Fiber optic

𝐶

≥

New England Wire Technolgies
NELD2625_38SPDN

Broadcom HFBR series

1
1
(43 A)
(1 − 0.8) = 3.0 μF .
(240 𝑉)
2(10 kHz)
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The minimum capacitance for the dc-link capacitors is given in [6] as:
𝐶

≥

𝐼
.
∆𝑉 𝜔

(2)

where ∆𝑉 is the desired voltage ripple of the dc bus and 𝜔 is the angular frequency of the grid.
The required dc-bus capacitance for the MV-UCSC is
𝐶

≥

(43 𝐴)
𝑟𝑎𝑑
(600 𝑉) 377
𝑠

= 180 𝜇𝐹.

The use of balance-boosting resistors across each switch was considered based on the
analysis in [7]. The boosting resistance that is desired is one that is small to keep the voltage drift
due to dead-time and switching delay offsets to less than 1% of the nominal voltage. The voltage
offset due to switching delays, 𝑉

𝑉

, can be calculated using
𝜎𝑡 𝐼

=
4𝐶

1−𝑒

𝛼
𝛼𝑇
sin
𝜔
2

+ cos

𝛼𝑇
2

(3)

with
𝑅
2𝐿

(4)

𝑅
1
−
(2𝐿)
𝐿𝐶

(5)

𝛼=

𝜔=

where 𝐼 is the load current, 𝑡 is the total of all switching delays, and 𝜎 is a percentage of the
total possible switching delay that results in a switching mismatch. The voltage across the
switch is 𝑉 , the capacitance of the flying capacitor is 𝐶 , and 𝑇 is the duty cycle. The load
resistance is 𝑅 and the load inductance is 𝐿. The offset for the MV-UCSC is then given by:
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𝜔=

(250 Ω)
1
−
= 20099 ,
(2 ∗ 4.6 𝑚𝐻)
(4.6 𝑚𝐻)(6.5 𝜇𝐹)
𝛼=

𝑉

250 Ω
= 27174 ,
2 ∗ 4.6 𝑚𝐻
(200 𝑛𝑠)(43 𝐴)

= (2400 𝑉) −

( . )

,

27174
27174 (0.5)
27174 (0.5)
sin
+ cos
20099
2
2

4(6.5 𝜇𝐹) 1 − 𝑒

𝑉 = 10.23 𝑉 .

The voltage offset with no boosting resistance is still within the desired 1% or 24 V due to the
low switching delays of the SiC MOSFETs.
4.1.3

Converter Output Filter
There is an LCL filter at the output of the converter that is designed using the methods in

[8-10] to meet IEEE 1547-2003 requirements. The steps for determining the ratings for the LCL
filter are as follows:
1. Choose the percentage of base capacitance for the filter capacitance. This is based on
the power rating of the converter and should normally not go beyond 2%. The filter
capacitance 𝐶 is then selected using

𝐶 =

0.02𝑆
𝑉 𝜔

,

where 𝑆 is the single-phase power of the converter, 𝑉 is the line-to-neutral grid
voltage and 𝜔 is the angular frequency of the grid. The target MV-UCSC
capacitance is then
𝐶 =

0.02(250 𝑘𝑉𝐴)
= 209 𝑛𝐹 .
𝑟𝑎𝑑
(7.96 𝑘𝑉) 377
𝑠
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(6)

2. Determine the converter-side inductance, 𝐿 using:

𝐿 =
where 𝑉

𝑉
Δ𝑖 𝐼 𝑓

(7)

,

is the voltage of one level of the MV-UCSC, Δ𝑖 is the chosen output

current ripple percentage, 𝐼 is the load current rating, and 𝑓

is the effective output

frequency of the MV-UCSC. The target converter-side inductance for the MV-UCSC
is then given by:
𝐿 =

(2.4 𝑘𝑉)
= 2.5 𝑚𝐻 .
(0.3)(31 𝐴)(100 𝑘𝐻𝑧)

3. The grid-side inductance, 𝐿 , is then chosen empirically by satisfying the following

Δ𝑖 =

1
1 + 𝑟 1 − 𝐿 𝐶 2𝜋𝑓

,

(8)
(9)

𝐿 = 𝑟𝐿 ,

where 𝑟 is the ratio between 𝐿 and 𝐿 and Δ𝑖 is the percent current ripple reduction
of the of the grid-side inductor. The target grid-side inductance for the MV-UCSC is
then calculated iteratively in a MatlabTM script using:
0.17 =

1
1 + 𝑟 1 − (2.5 𝑚𝐻)(209 𝑛𝐹) 2𝜋(100 𝑘𝐻𝑧)

.

and solving for r. The value of 𝑟 is 0.35 to bring the total ripple to [(0.3)(0.17) *
100%] ≈ 5 % requiring a grid-side inductance of 764 µH. For simplicity of
construction and lower THD at initially lower test currents, the 𝐿 was made identical
to 𝐿 (𝑟 = 1).
4. Calculate the required damping resistance, 𝑅 , using
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𝑅 =

𝜔
where 𝜔

=

1
3𝜔

𝐶

𝐿 +𝐿
𝐿 𝐿 𝐶

(10)

,

,

(11)

is the angular resonant frequency for the LCL filter. The damping

resistance for the MV-UCSC is

𝜔

=

(2.3 𝑚𝐻) + (320 𝜇𝐻)
𝑘𝑟𝑎𝑑
= 131
,
(2.3 𝑚𝐻)(320 𝜇𝐻)(209 𝑛𝐹)
𝑠

𝑅 =

1
≈ 17 Ω .
𝑘𝑟𝑎𝑑
(209 𝑛𝐹)
3 131
𝑠

which is higher than the 10 Ω resistance in Table 4-2. This is because the film
capacitors used for the filter capacitance have a non-negligible equivalent series
resistance (ESR). Adding the ESR of the capacitors brings this equivalent resistance
closer to the desired 17 Ω.
4.2

MV-UCSC Prototype Construction

4.2.1

Submodule Capacitors
Film capacitor technology was chosen for the submodule capacitance. Though, they have

a relatively low energy density compared with electrolytic capacitors, and have higher parasitic
ESL relative to ceramic technologies, they do have better reliability than either electrolytic or
ceramic capacitors. Metallized film capacitors can “self-heal” after large current transients and
tend to fail in an open state rather than failing short like ceramic capacitors [11]. Considering the
semi-modular nature of the FCMC, where each module depends on the others’ voltage, it is
important that no capacitor stacks fail short.
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Additionally, the inverse relationship with the switching frequency and the laxer power
density requirements of grid-connected equipment (relative to traction inverters or UPSs) allows
for the use of less energy dense capacitor technologies [12]. The 1300 V, 5 µF film capacitors
from TDK in Table 4-2 were chosen for the MV-UCSC.
The ESL of the capacitors stacks is an important factor for many reasons including
voltage spikes across the devices, output voltage distortion, EMI, and voltage balancing. Keeping
this value low is crucial, yet difficult due to the high voltage requirements. Paralleling capacitors
is effective but can be costly in terms money and space. By paralleling “n” strings of capacitors,
the ESL of the total stack can be reduced theoretically by “1/n”. Paralleling multiple capacitors
with smaller ratings also gives more control over the form factor of the capacitor stacks.
However, the return vs cost/space does have a diminishing benefit as the percent reduction of
ESL become less and less with each paralleled stack. For example, the change in ESL from 4 to
5 strings is only 5% of the original value of ESL for one stack. A model of each flying capacitor
unit is shown in Figure 4-4(a). The film capacitors were arranged in series-connected strings of 3
with 4 of these strings connected in parallel which forms an equivalent capacitance of
approximately 6.5 µF, satisfying the 4.5 µF minimum requirement.
Because of the orientation within the cabinet, the PCBs for these capacitors were
designed with interlocking teeth and are soldered together to provide extra strength when placing
several in series. This method was chosen as a cheaper alternative to custom busbar design. A
top view of the PCB is given in Figure 4-4(b).
To avoid a large loop area associated with these capacitors, each of the stacks was folded
in half with the positive and negative terminals being brought back together as shown in Figure
4-5. This design reduces the stray inductances of the capacitor units and helps to avoid radiated
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(b)
(a)
Figure 4-4. Model of the submodule capacitor unit (a), and a top-down view of the submodule
capacitor unit PCB (b).

Figure 4-5. Current path for submodule capacitor stacks.
EMI from the experienced switching frequency currents [13]. Unfortunately, this design also
places traces with very high voltage differences together. This means that an isolation material is
required to meet clearance standards. A 6 mm thick sheet of GP03 fiberglass was used for this
purpose. The soldered capacitor leads on the back of the PCB were also sanded down to
eliminate any sharp points to avoid electric field focusing and unnecessary height to allow for the
PCB to be placed closer together [14, 15].
4.2.2

DC-Link Capacitors
The choice of capacitor for the dc-link capacitance was mostly dependent on the energy

density. A large capacitance is needed because of the selected standard NPC type converter. This
requirement lends itself to the use of electrolytic capacitors that despite being not as reliable and
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not having as low parasitics relative to film or ceramic capacitors they do have great energy
densities as well as significant current capabilities at large values of capacitance [11]. Film
capacitors equal to 0.5% of the total bus capacitance were placed in parallel with the electrolytic
capacitors to act as decoupling capacitors for the bus. The dc bus capacitors are shown in Figure
4-6 where 26 of the 3900 µF capacitors from Table 4-2 were connected in series to achieve a
reasonable overvoltage margin of 14 kV for both the top and bottom dc-bus capacitances.
4.2.3

Filter Capacitors
Fourteen of the 3.5 µF capacitors chosen for the filter in Table 4-2 are placed in series to

give a total capacitance of 214 nF. A model of the filter capacitors is given in Figure 4-7.

Figure 4-6. Model of the dc-bus capacitance.

Figure 4-7. Model of the filter capacitance.
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4.2.4

Filter Inductors
The filter inductors were designed based on [16] per the following:
1. Determine the power rating of the inductor, 𝑆 . The MV-UCSC has a current rating,
𝐼, of 30 A. The voltage developed across the inductor, V, with a 30 A sinusoidal
waveform and a target inductance, L, of 2.3 mH is

(30 𝐴) 377

𝑟𝑎𝑑
(2.3 𝑚𝐻) = 26 𝑉 ,
𝑠

and the apparent power rating of the inductor is then
𝑆 = (30 𝐴)(26 𝑉) = 780 𝑉𝐴 .
2. Calculate the area product, 𝐴 , using

𝐴 =

𝑆
∗ 10 ,
𝐾𝐾 𝑓𝐵 𝐽

(12)

where 𝐾 , is the waveform factor, 𝐾 is the window utilization factor, 𝑓 is the current
frequency, 𝐵

is the target flux density, and 𝐽 is the chosen current density. The area

product for the inductors of the MV-UCSC is then given by
𝐴 =

780 𝑉𝐴
𝐴
(4.44)(0.4)(60 𝐻𝑧)(1.3 𝑇) 200
𝑐𝑚

∗ 10 = 281.67 𝑐𝑚 .

3. Select a core with an equal or greater area product, which is given by
𝐴 =𝐴 𝑊 ,

(13)

where 𝐴 is the cross sectional area of the core and 𝑊 is the window area
encompassed by the core. The Amorphous C-Core pair in Table 4-2 was chosen for
the MV-UCSC inductors because the area product of this core is
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𝐴 = (23 𝑐𝑚 )(42 𝑐𝑚 ) = 966 𝑐𝑚
4. Calculate the number of turns, 𝑁, using

𝑁=

𝑉
𝐾𝐴 𝑓𝐵

∗ 10 =

(26 𝑉)
∗ 10
(4.44)(23 𝑐𝑚 )(60 𝐻𝑧)(1.3 𝑇)

= 33 𝑡𝑢𝑟𝑛𝑠

(14)

𝑁 =.
5. Determine the required air gap, 𝑙

𝑙

=

0.4𝜋𝑁 𝐴
∗ 10
𝐿

using

0.4𝜋33 (23 𝑐𝑚 )
∗ 10
(2.3 𝑚𝐻)

=

= 0.13 𝑐𝑚 .

(15)

6. Calculate the fringing flux factor, 𝐹 using

𝐹

=1+

𝑙
𝐴

𝑙𝑛

2𝑙
𝑙

= 1+

0.13 𝑐𝑚
√23 𝑐𝑚

𝑙𝑛

2(10.5 𝑐𝑚)
0.13 𝑐𝑚

= 1.141 .

(16)

7. Modify the number of turns to avoid saturation and losses due to fringing flux. The
new number of turns, 𝑁 , is the calculated as follows:

𝑁 =

𝑙 𝐿
0.4𝜋𝐴 𝐹

∗ 10

=

(0.13 𝑐𝑚)(2.3 𝑚𝐻)
∗ 10
0.4𝜋(23 𝑐𝑚 )(1.141)

= 31 .

(17)

8. Check the flux density to make sure that it is near the target using

𝐵=

(26 𝑉)
𝑉
∗ 10 =
∗ 10 = 1.388 𝑇 .
(4.44)(31 𝑡𝑢𝑟𝑛𝑠)(23 𝑐𝑚 )(60 𝐻𝑧)
𝐾 𝑁𝐴 𝑓

This is close enough to the 𝐵

target of 1.3 to move forward.

9. Determine the bare wire area, 𝐴

, needed for the current rating using
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(18)

𝐴

𝐼
30 𝐴
= =
= 0.15 𝑐𝑚 .
𝐽 200 𝐴
𝑐𝑚

(19)

An American Wire Gauge (AWG) equivalent wire rating of 4 AWG was chosen.
10. Use the chosen wire to calculate switching losses. The power loss is given by:
𝑃 =𝐼 𝑅

(20)

,

where 𝑅 is the equivalent resistance of the wire. The skin effect places a positive
modifier on the dc resistance of a wire, so it is important to choose a Litz wire that
will mitigate the skin effect. The skin depth for copper with an equivalent switching
frequency of 100 kHz is 0.021 cm. The strands of the Litz wire need to be chosen
such that the radius of the wire is equal to or less than the skin depth. This results in
38 AWG wire for the MV-UCSC inductor Litz wire. This is summarized in the
inductor section of Table 4-2. The power loss in the Litz wire is the given by:
𝑃 = (30 𝐴) (0.0086348 Ω) = 7.77 𝑊.
11. Determine the losses in the core, 𝑃 , using
𝑃 =𝐾 𝑓 𝐵

𝑀 ,

(21)

where 𝐾 , 𝛼, and 𝛽 are constants given by the core material manufacturer based on
curve fitting. 𝑀 is the mass of the core. The power loss in the MV-UCSC inductor
cores is
𝑃 = (6.5)(0.060 𝑘𝐻𝑧)

.

(1.4 𝑇)

.

(7.109 𝑘𝑔) = 1.17 𝑊 .

12. Calculate the losses due to the air gap using
𝑃 =𝐾𝑙 𝑙 𝑓𝐵
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,

(22)

where 𝐾 is the thickness of the laminations and 𝑙 is the width of the laminations.
These losses for the MV-UCSC inductor are
𝑃 = (0.0023 𝑐𝑚)(8.5 𝑐𝑚)(0.134 𝑐𝑚)(60 𝐻𝑧)(1.4 𝑇) = 0.30 𝑊 .
13. Determine the temperature rise, 𝑇 using
.

(𝑃 + 𝑃 + 𝑃 )
𝑇 = 450
𝐴

(23)

,

where 𝐴 is the surface area of the core. The factor of 450 and exponent 0.826 are
based on empirical analysis of iron based magnetic cores [16]. The temperature rise
for the MV-UCSC inductors is
(7.77 𝑊 + 1.17 𝑊 + 0.30 𝑊)
𝑇 = 450
1220 𝑐𝑚

.

= 8 ℃.

14. Confirm that the chosen wire design will fit within the window area of the core. The
estimated window utilization, 𝐾

𝐾

∗

=

∗

is calculated using

𝑁𝜋
0.9𝑊

𝐷
2

(24)

,

where 𝐷 is the diameter of the chosen wire from its datasheet. The insulation
thickness must be considered. The 0.9 factor is included because the maximum area
coverage achievable by circular cross sections of identical size is around 90%. The
predicted window utilization for the MV-UCSC inductors is
𝐾

∗

=

𝑁𝜋
0.812 𝑐𝑚
0.9(42 𝑐𝑚 )
2

= 0.42 .

15. Determine the length of the wire needed for the design. The length is calculated using
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𝐿

= (𝑀𝐿𝑇)𝑁 ,

(25)

where MLT is the mean length of each turn of wire. For each new layer of wire this
needs to be modified to reflect the added. The MLT for the MV-UCSC was
multiplied by roughly 10 % to compensate for this increase. The length of wire
required for each MV-UCSC inductor is roughly
𝐿

= 1.1(34.65 𝑐𝑚)(31 𝑡𝑢𝑟𝑛𝑠) = 1059 𝑐𝑚 .

A model of the inductor is shown in Figure 4-8. The cores are held together by two 16cm long, 1-cm thick steel brackets on the top and bottom which clamp the C-cores together in
conjunction with 20-cm long, M10 bolts. All of the aforementioned components and their
designs were built and assembled within a 1 x 2 x 0.6 m standard equipment enclosure. A photo
of the constructed prototype is shown in Figure 4-9.

Figure 4-8. Model of the filter inductor.
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Figure 4-9. Photograph of the constructed MV-UCSC prototype.

4.2.5

Creepage and Clearance Requirements
Creepage and clearance requirements became of large concern due to the converter’s high

voltages and then need to fit all components in an enclosure of standard dimensions (1 x 2 x 0.6
m). Table 4-3 contains an overview of the required clearance requirements for 1 kV to 22 kV 60
Hz voltages [17]. IEC 60664-1 distinguishes between Inhomogeneous Fields and Homogeneous
Fields. A homogeneous field is an electric field that is uniformly distributed between electrodes.
This implies the use of two planes as the electrodes or two spheres with large radii relative to the
distance between them. The use of the Homogeneous Field column is not applicable for most
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cases. More likely is that there will be field focusing due to the shape of the electrode, whether
this be a trace on a PCB or the corner of a screw terminal. Where possible, corners or sharp point
in conductors should be rounded if clearance could be an issue.
Where clearance refers to the shortest distance between two points regardless of
direction, creepage refers to the shortest distance between two points along the surfaces that
connect them. Table 4-4 contains creepage distances for voltage between 0.1 kV and 25 kV.
Pollution degrees (PD) included in this table refer to the type and level of environment
contamination or pollution in which the electronics maybe be operating.
Table 4-3 Clearance distances versus voltage (kV)
Inhomogeneous Field
Clearance
(mm)
1.0
3.0
10
25
40
60

VRMS (60 Hz)

VPEAK

1.06
2.21
4.95
10.8
16.2
22.8

1.50
3.13
7.00
15.3
22.9
32.3

VPEAK
(Impulse)
1.95
4.07
9.10
19.9
29.8
42.0

Homogeneous Field
VPEAK
VRMS (60 Hz)
(Impulse)
2.47
3.50
6.32
8.94
17.7
25.0
41.2
58.3
63.6
90.0
92.6
131.0

Table 4-4. Creepage distance versus voltage

PWM
RMS
Voltage
(kV)
0.1
0.25
0.63
1.0
2.0
6.3
12.5
20.0
25.0

1
All
Material
Groups
0.10
0.56
1.8
3.2
-

2
All
Except
IIIb
0.16
1.00
3.2
5.0
-

Minimum Creepage Distance (mm)
Other
Pollution Degree
1
2
All
Material
Material
Material Material
Material
Group
Group
Group
Group
Groups
I
II
III
I
0.25
0.71
1.00
1.40
1.80
0.56
1.25
1.80
2.50
3.20
1.8
3.2
4.5
6.3
8.0
3.2
5.0
7.1
10.0
12.5
7.5
10.0
14.0
20.0
25.0
25.0
32.0
45.0
63.0
80.0
50.0
63.0
90.0
125.0
80.0
100.0
140.0
200.0
100.0
125.0
180.0
250.0
-
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3
Material
Group
II
2.00
3.60
9.0
14.0
28.0
90.0
-

Material
Group
III
2.20
4.00
10.0
16.0
32.0
100.0
-

The higher the pollution degree the higher the creepage and clearance distances that will
be required. PWM in this case stand for Printed Wiring Material which is the category in which
PCBs fall. The values for PWM creepage requirement disappear after 1 kV. This is because the
creepage requirements after 1 kV converge to those of PD 1 in the “Others” category.
Also introduced are Material Groups that are arranged according to that materials
comparative tracking index (CTI) in either group I, II, IIIa, or IIIb. The CTI of a material is a
measure of the breakdown voltage of a material and the level of conductive carbon “tracks” that
form on the material in the presence of heat produced from electrical arcing. These tracks can
make the material a worse insulator over time. The CTI of a material is measured using a
standardized process as in IEC 60601-1:2005.
The MV-UCSC design has a selected pollution degree of 2 which is defined as “Only
non-conductive pollution occurs except that occasionally a temporary conductivity caused by
condensation is to be expected.” This was chosen because the location for the MV-UCSC was
indoor at a testing facility that can sometimes experience elevated relative humidity levels and
dust. The material group that was chosen was Material Group I as the majority of structural and
insulative materials chosen were variations of fiberglass. For example, GPO-3 fiberglass has a
CTI of at least 600 which puts it in that category.
Examples from [17] for creepage and clearance paths are shown in Figure 4-10. In Figure
4-10(a) the most basic example is shown with two electrodes on the same flat surface. The
clearance is shown in blue and the creepage is shown in green; they are the same distance in this
case. Using a notch to increase the creepage distance is demonstrated in Figure 4-10(b).
However, there is a minimum hole size, in red, that can count towards creepage based on the PD.
This means that the use of microscopic slots in a surface do not contribute to creepage in
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(a)

(b)

(c)

(d)

Clearance

Creepage

Minimum Gap

AdditionalCreepage

Figure 4-10. Clearance and creepage examples.
practice. The third example of increasing creepage and clearance is given in Figure 4-10(c). This
partition only works if it has a dielectric withstand voltage rating that is higher than the voltage
between the two electrodes, otherwise an arc might travel through the insulating partition. Care
must be taken with mounting hardware as well. Highly conductive materials like aluminum,
copper, and various steel alloys will not contribute to either the clearance or the creepage
distances between two objects as shown in Figure 4-10(d). Additionally, the bolt in this figure
now provides an additional clearance and creepage path to electrodes on the other side of the
material on which the electrodes are mounted, shown in a dotted purple line.
4.3

MV-UCSC Controller Design
The controller of the MV-UCSC must perform the following functions:

4.3.1

Converter Start-up
The converter is initially completely discharged and disconnected from the grid by a

medium-voltage grid-tie breaker. An external low-power supply is used to ramp the dc bus to a
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voltage close to its nominal value. While the dc-bus voltage increases the soft-start functionality
of the switching positions is initiated (i.e. Mode 2 in Appendix B). The start-up circuitry as it
relates to the MV-UCSC is illustrated in Figure 4-11.
Using the capabilities available at NCREPT, a power transformer is used to step the grid
voltage down from 12.47 kV to 480 V. Then, a back-to-back converter (3VF) is used to ramp the
voltage from 0 to 500 VLL. This ramped voltage is then stepped-up by another power transformer
from 480 V to 13.8 kV and rectified by a medium-voltage 24 kV dc diode bridge that was built for
this project. The required power for the start-up circuit is relatively low (less than 3 kW) so the
size of this circuit can be relatively small. This setup is displayed in Figure 4-11.
Before the instant of grid-connection of the converter, the current controller is run using the
sensed grid voltage and a virtual impedance that matches the LCL filter plant (Mode 2). This
biases the controller to an appropriate operating point before connecting to the grid and helps to

+
Soft-Start
Power
Supply

PCC

MV-UCSC

-

CB

(a)

Soft-Start Power Supply

12.47kV-480V

Low-voltage
Back-toBack
Converter
(3VF)

+
DiodeBridge

-

480V-13.8kV

(b)
Figure 4-11. The configuration of the soft-start mechanism for the MV-UCSC.
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reduce the inrush current at the time of grid-connection. Upon signaling to the grid-tie breaker to
close, the controller waits for the “close” delay time of the breaker and then switches from
current predicted from the virtual filter and then begins to use the sensed output current. The
converter is now under steady-state operation (Mode 4 in Appendix B).
4.3.2

Steady-state Operation of the MV-UCSC

The MV-UCSC Current Controller
Control of the converter was done in the stationary α-β reference frame on a single-phase
basis using a proportional-resonant controller (PR) [18]. This is equivalent to a PI controller in
the d-q rotating reference frame [19]. The PR controller transfer function is defined in the zdomain as follows:

𝐺 (𝑧) = 𝑘

1+

𝑎
𝑧 −1
𝑇 𝑧 − 2𝑧 cos 2𝜋𝜔
𝜔

,

(26)

+1

where

𝑎=

sin(𝜔 𝑇 )
,
2𝜔

(27)

2𝜋
.
𝑇

(28)

𝜔 =

and 𝑘 is the proportional term, 𝑇 is the resonant gain term, 𝑇 is the sampling period, and 𝜔 is
the frequency of the grid voltage as measured by a frequency-lock-loop (FLL) [20]. This keeps
the PR controller tuned to the appropriate frequency when the grid frequency varies from
nominal.
The optimum value for 𝑘 and 𝑇 based on a desired phase margin of 45 degrees at a
crossover frequency of 𝜔 /12 are
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𝑘 =

𝜔𝐿
,
12

(29)

𝑇 =

120
.
𝜔

(30)

where 𝐿 is the total inductance of the LCL filter. For the MV-UCSC, the value of 𝑘 , 𝑇 , and 𝐿
are 0.144517, 0.318302, and 0.0046, respectively. The simplified control block diagram of the
PR controller is shown in the z-domain in Figure 4-12, where the plant is an approximation of
the LCL output filter.
The Frequency-Lock Loop
The FLL is based on a Double Second Order Generalized Integrator Quadrature Signal
Generator (DSOGI-QSG) [20]. The three-phase voltages are transformed to the α-β domain
using the Clarke Transform as follows:

𝑣
𝑣 =
0

1
1
⎡1 −
− ⎤
2
2⎥ 𝑣
⎢
2
⎢0 √3 − √3⎥ 𝑣
3⎢
2
2⎥ 𝑣
1
1
1
⎢
⎥
⎣2 2
2 ⎦

(31)

where 𝑣 , 𝑣 , 𝑣 are the grid voltage for phases A, B, and C, respectively.
The 𝑣 waveform is fed through one SOGI-QSG and the 𝑣 waveform is fed through

𝐼𝑟𝑒𝑓

+

PR Controller

𝐼𝑒𝑟𝑟

-

𝑘𝑝 1 +

𝑉𝑃𝑅

𝑎
𝑧2 − 1
𝑇𝑟 𝑧 2 − 2𝑧 cos 2𝜋𝜔0 + 1
𝜔𝑠

Plant
𝑇𝑠 (𝑧 2 − 2𝑧 cos(𝜔𝑟𝑒𝑠 𝑇𝑠 ) + 1) − 𝑏(𝑧 − 1)2
𝐿 𝑇 𝑧(𝑧 − 1)(𝑧 2 − 2𝑧 cos(𝜔𝑟𝑒𝑠 𝑇𝑠 ) + 1)

Figure 4-12. Block diagram for PR-based current controller.
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𝐼𝐶

another. Using the quadrature outputs, 𝑞 and 𝑞 and the error of the direct components 𝜀 and
𝜀 , the angular frequency of the grid, 𝜔 , is estimated and fed back into the SOGI-QSGs to tune
them based on frequency shifts. This feedback gives the ability to lock onto the grid-angular
frequency. The estimated angular frequency 𝜔 is biased by 𝜔 , the nominal angular grid
frequency, to speed up the FLL. The block diagram for the DSOGI-QSG FLL is shown in Figure
4-13. The direct outputs 𝑣

and 𝑣

can be used in an inverse Clarke transform to give filtered

grid voltages. For the MV-UCSC, a value of 𝐾 = √2 was chosen and a value of 50 was used for
Γ.
The transfer functions in the z-domain for the SOGI-QSG direct and quadrature outputs
are from [21]:

𝐺

,

(𝑧) =

𝑏 +𝑏 𝑧
1−𝑎 𝑧 +𝑎 𝑧

,

(32)

𝐺

,

(𝑧) =

𝑏 +𝑏 𝑧
1−𝑎 𝑧 +𝑎 𝑧

,

(33)

𝑏 =

𝑥
,
(𝑥 + 𝑦 + 4)

(34)

𝑏 =

−𝑥
,
(𝑥 + 𝑦 + 4)

(35)

𝑎 =

2(4 − 𝑦)
,
(𝑥 + 𝑦 + 4)

(36)

𝑎 =

𝑥−𝑦−4
,
(𝑥 + 𝑦 + 4)

(37)

𝑞𝑏

𝑘𝑦
,
(𝑥 + 𝑦 + 4)

𝑞𝑏 =

2𝑘𝑦
,
(𝑥 + 𝑦 + 4)
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(38)

(39)

𝑣𝛼

+

-

+

𝐾

𝜀𝛼

1
𝑠

-

𝑣𝛼 ′

𝜔0
1
𝑠

𝑞𝛼
𝜔0

𝑣𝛽

+

-

+

𝐾

𝜀𝛽
𝜀𝛼

1
𝑠

-

𝑣𝛽 ′

𝜔0
1
𝑠

𝑞𝛽
𝜔0

𝜀𝛽

+

𝑞𝛼

+

+

1
𝑠

−Γ

+

𝜔0

𝜔𝑠

𝑞𝛽
Figure 4-13. Block diagram for DSOGI-QSG FLL.

𝑞𝑏 =

𝑘𝑦
,
(𝑥 + 𝑦 + 4)

𝑥 = 2𝑘𝜔 𝑇 ,
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(40)

(41)

(42)

𝑦 = (𝜔 𝑇 ) ,

where 𝑘 is a chosen constant to determine the SOGI-QSG response time and selectivity and 𝑇 is
the sampling period. For the MV-UCSC, the constant 𝑘 = √2 and 𝑇 = 0.0001 s.
The MV-UCSC DC-Bus Voltage Controller
The dc-bus voltage controller is enabled using the value of the dc-bus voltage measured
at the connection as the initial reference. If needed, the dc-bus reference is then ramped to a
higher value. Because of the split dc-bus and potential mismatch in passive component values, a
dc-bus voltage offset controller is used to correct any minor deviations that may occur in the dcbus capacitor voltages. The dc-offset control block diagram is shown in Figure 4-14. The plant
was derived to give the response in voltage of the bottom dc capacitor, 𝑉

, to changes in the

dc offset of the PWM control waveform, 𝑑 ∗ . For the MV-UCSC, 𝑘 = 0.0002 and 𝑘 = 0.001.
A filtering function 𝐹(𝑠) was used to prevent this controller from reacting to normal dcbus voltage ripples. The function 𝐹(𝑠) is made up of notch filters at the nominal grid frequency,
𝜔 , and 2𝜔 as well as a low-pass filter at 5𝜔 . The transfer function for the notch filters and
low-pass filters are

𝑉𝑏𝑢𝑠
𝐹(𝑠)

+

PI Controller

𝑉𝑒𝑟𝑟

𝑉𝑏𝑢𝑠 ,𝑁

𝑟𝑒𝑓
0.5𝑉𝑏𝑢𝑠

𝑘𝑝 𝑠 + 𝑘𝑖
𝑠

-

Plant

𝑑∗

𝐿𝐶𝑠 2 + 𝑅𝐶𝑠 + 0.5

𝐹(𝑠)
𝑑𝐵

𝑑𝐵

𝑑𝐵

𝐹(𝑠)
𝜔

2𝜔

Figure 4-14. Model of the dc-offset controller.
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5𝜔

𝐺 (𝑠) =

𝑠 + 2𝜁 𝜔𝑠 + 𝜔
,
𝑠 + 2𝜁 𝜔𝑠 + 𝜔

(43)

1
,
𝜏𝑠 + 1

(44)

𝐺 (𝑠) =

where 𝜁 << 𝜁 , 𝜔 is the frequency to be eliminated by the notch filter, and 𝜏 is the inverse of the
cutoff angular frequency for the low-pass filter. For the MV-UCSC, 𝜁 = 0.00001, 𝜁 = 0.1. 𝜔 for
the first notch filter is 377 rad/s and 754 rad/s for the second, 𝜏 takes the value of 0.0005305.
These transfer functions in the z-domain become

𝐺 (𝑠) =

𝑧 + (2𝜁 𝜔𝑇 − 2)𝑧 + −2𝜁 𝜔𝑇 + 𝜔 𝑇 + 1
𝑧 + (2𝜁 𝜔𝑇 − 2)𝑧 + −2𝜁 𝜔𝑇 + 𝜔 𝑇 + 1
1−𝑒
𝐺 (𝑠) =

,

𝑧
.

(45)

(46)

𝑧−𝑒
4.3.3

The Control Module
A photo of the control module is shown in Figure 4-15. High-level and primary control is

performed by a TMS320F28379D DSP controlCARD TM from Texas Instruments Incorporated.
Fault signal monitoring was performed by a MachXO3L/LF-6900C FPGA from Lattice
Semiconductor. VHDL code to emulate the TI C2000 DSP’s ePWM architecture was developed
to perform the PWM inside another FPGA (MachXO2/LCMXO2-7000HC from Lattice
Semiconductor). Serial communication was used between an external computer and the DSP.
Because of the required data transfer rates involved, a 21-bit parallel port handshaking
protocol (5 address bits and 16 data bits) was developed for faster communication between the
DSP and the FPGA. Appendix B gives a deeper overview of the control code.
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Figure 4-15. Photograph of the control module.
To remove the isolation requirements for a voltage sensor, each switching position was
outfitted with a duty-cycle encoded voltage sensing circuit. This duty-cycle encoded signal is
transmitted by fiber optic to the FPGA with a duty-cycle detector to decode the voltage
measurement.
A carrier frequency of 32 kHz for this encoding was chosen considering the tradeoffs between precision and bandwidth. This feedback mechanism allows for closed-loop
compensation of the flying capacitor voltages [22, 23]. The control architecture for the control
module presented in Figure 4-16 provides an idea of magnitudes of the control tasks. There are
60 PWM signals to the main switches and another 60 PWM signals to the auxiliary switches in
the self-powered circuits from Figure 4-3. The flowchart for the operation of the DSP as well as
primary and secondary FPGAs are given in Figure 4-17 and Figure 4-18, respectively.
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4.4

Grid-Connected Simulations of the MV-UCSC Prototype
The 13.8 kV feeder presented in Figure 4-1 was simulated with Matlab/Simulink TM using

a C-code based controller that matches the code used in the prototype. The system as constructed
within SimulinkTM is displayed in Figure 4-19. As described in Figure 4-1, a three-phase grid
provides power to a load with the MV-UCSC connected in parallel.
The c-code controller and other supporting blocks that together make the control system
for the simulation are shown in Figure 4-20. On the left are the sensor inputs to the MV-UCSC

60 PWM OUT to
switching positions
(main switches)

60 PWM OUT to
switching positions
(auxiliary switches)

60 “FAULT” signal from
switching positions

I/O

F28379D Digital Signal
Processor (DSP)
(Primary Control)

Field-Programmable Gate
Array
(FPGA)
(Low-level control)

Secondary FPGA for Fault
Analysis and More I/O

Control

Conditioning Circuits

27 duty-cycle encoded
voltage measurements
from switching positions

Serial Communication
Parallel Port Communication

10 off-board sensor
measurement signals

External Computer
(Secondary Control)

Fiber Optic
Analog

I/O

Figure 4-16. The controller architecture of the control module.
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Figure 4-17. The control architecture of
control module.

Figure 4-18. Flowchart for (a) the primary
FPGA and (b) the secondary FPGA.
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controller. A signal conditioning block performs the function of the external conditioning circuit
as well as emulating the quantization and resolution of the DSP ADC. External “Start” and
“Connect” signals are also routed to the C-code controller to represent the serial-communicationbased mode changes that would occur in the actual prototype. The controller block then acts as
the DSP and outputs a compare value for the PWM module, a PWM “enable” signal, a signal to
trigger the closing of the breaker and some DEBUG outputs for testing modifications to the
controller.
The DSP-PWM emulates the hardware PWM modules that were built in an external
FPGA. In the actual system, the DSP sends a PWM “enable” signal to the FPGA to turn-on or

Figure 4-19. The MV-UCSC test feeder in SimulinkTM.

Figure 4-20. The MV-UCSC controller in SimulinkTM.
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turn-off the PWM signal to the MV-UCSC switching positions and the “BreakerClose” signal is
routed to a relay that controls the MV breaker that ties the MV-UCSC to the grid.
The load currents are given in Figure 4-21. Each phase is loaded with 3 A of reactive
current and phase A has an additional loading of 20 A of active current while the loads on phases
B and C absorb no real power. These currents result in negative-sequence current component of
9.4 A and zero-sequence current component of 9.4 A. The steady-state behavior of the MVUCSC phase currents is shown in Figure 4-22. These currents are unbalanced and out of phase
such that the upstream currents are balanced. The resulting substation currents are in Figure 4-23.
The neutral current seen by the substation has been reduced from a peak of 24 A peak to effectively
zero reflecting a reduction of the zero-sequence current to a negligible value. The negativesequence current have also been reduced to negligible values.

Figure 4-21. Load currents during MV-UCSC compensation.
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Figure 4-22. Steady-state currents of the MV-UCSC during MV-UCSC compensation.

Figure 4-23. Steady-state substation currents during MV-UCSC compensation.
In addition, the power factor of the substation currents has been compensated to unity. In these
simulations, the entirety of the load currents are processed by the UCSC, so the THD of the
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substation currents is essentially equivalent to that of the MV-UCSC. Normally, the UCSC
would process a fraction of the total load current.
The voltage balance between the flying capacitors of each level is illustrated in Figure
4-24. Each voltage level stays nearly constant with an acceptable ripple of ±5%. In Figure 4-25,
the converter voltage before the filter (in red) and the grid voltage (in black) are compared to
give context to the converter output waveforms. An FFT of the output current of the MV-UCSC
is given in Figure 4-27 showing that the converter as designed has a THD less than 5% at 100%
of the designed current rating which meets the overall total-demand-distortion (TDD)
requirements for grid-connected equipment from IEEE 1547-2003 [24]. The height of each bar in
the FFT represents the peak value.

Figure 4-24. Steady-state flying capacitor voltages during MV-UCSC compensation.
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Figure 4-25. Steady-state MV-UCSC output voltage line-to neutral during compensation.

Figure 4-26. Grid voltage line-to-neutral during MV-UCSC compensation.
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Figure 4-27. FFT of the steady-state converter current.
4.5

Concluding Remarks
This chapter presented each major aspect of the design, control architecture, simulations

and construction of an 11-level 13.8 kV, 750 kVA flying capacitor converter for current
compensation of distribution feeders. Simulation results for the MV-UCSC were provided to
demonstrate its ability to compensate for negative- and zero-sequence currents as well as reactive
currents upstream from the PCC. The control functions within these simulations were done using
C-code to reflect the real-world implementation in the DSP-based controller.
4.6
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CHAPTER 5
A MODULAR SWITCHING POSITION WITH
VOLTAGE-BALANCING AND SELF-POWERING FOR
SERIES DEVICE CONNECTION
V. Jones, R. A. Fantino, and J. C. Balda, " A Modulat Switching Position with VoltageBalancing and Self-Power for Series Device Connection," IEEE Journal of Emerging and
Selected Topics in Power Electronics, 2019.
5.1

Abstract
Medium-voltage converters, especially those making use of SiC devices, require high

common-mode voltage immunity and resilience against associated high dv/dt across multiple
isolation barriers. A truly modular and common-mode immune switching position could be
beneficial for these applications. The design of a modular switching position is presented here
for series connection of power semiconductors with voltage-balancing and self-powered-gate
capabilities. The designs of the voltage-balancing and self-powered circuits are described
followed by simulations and testing of a 3.3-kV switching position formed by two 1.7-kV SiC
MOSFETs in series. Testing results demonstrate the ability of the proposed switching position to
balance the voltage across series-connected MOSFETs even if the gate signals of the seriesconnected devices are not perfectly synchronized, while powering themselves directly from the
-state voltage across them. Additionally, a start-up circuit for the switching position is

OFF

proposed and experimentally confirmed.
5.2

Introduction
Continued advances in high-voltage SiC devices, and the move towards medium-voltage

converters with multilevel topologies using these devices, call for a truly modular switching
position. In this paper a switching position is defined as a power semiconductor device used in
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the primary power processing of a converter along with all the associated circuitry required for
this device’s operation. Connecting devices in series to realize a high-voltage switching position
can make it possible to increase the switching frequency and reduce the position on-state voltage
drops at the expense of higher complexity [1, 2]. Such a switching position requires mitigation of
the common-mode current issues for power and control signals [3]. It also requires compensation
for imperfect static and dynamic voltage sharing between series-connected devices [1].
Traditional methods by which the gate driver power supplies are designed becomes a
challenge at medium-voltage levels (e.g., 13.8 kV) because the isolation required can be greater
than 25 kV and may need to withstand dv/dt’s across this isolation barrier greater than 100
kV/µs. This performance requires careful design of galvanically isolated power supplies and
sometimes non-traditional supply configurations that can result in large and expensive solutions.
This problem has been reported extensively in literature [3-5]. Power-over-fiber (POF)
systems can be used but these are large and relatively inefficient [6, 7]. Photonically-switched
power devices have also been explored, but this does not provide power for any diagnostic
circuitry surrounding the device [8]. Reference [9] proposes a bootstrapping method to provide
power to all upper devices in a stack by using a single power supply on the lower switch. This
method removes the need for a power supply at each power device for gating but doesn’t
eliminate the common-mode parasitic current paths due to the bootstrap diode capacitances.
Inductive power transfer for power switch positions is used in [10] with an emphasis on low cost
and reliability. The drawback for this method is low efficiency as the distance between primary
and secondary windings increases and thus requires an optimization between efficiency and
insulation/size.

99

Self-powered gate driver topologies have been suggested in [11-13]. This allows for the
removal of the common-mode voltage issue with optical isolation being used for control signals.
Reference [11] uses the natural switching of the power device to provide power by pairing a
resonant circuit with a resonant gate-drive to minimize the power consumption. However, the
resonant gate-drive may not be suited for active gate control as discusses below. A linearregulator-based self-powered mechanism is proposed in [12] which has low efficiency, but its
snubber-like properties can be used to decrease switching losses.
The most obvious power solution for a modular switching position would be to place an
external high step-down commercial power supply across each power device along with a
snubber which acts as an input filter. Such a setup is suggested in [14]. The drawback is the
constant-power-load nature of an off-the-shelf power supply which may contribute to static
voltage imbalance between devices in a leg. Therefore, that work suggests a compensating
algorithm to overcome this effect, though this requires voltage sensing of the input filter for each
power supply in a stack. A similar solution is given in [15] for a modular multilevel converter
(MMC) building block with self-powering. This type of solution is elegant for the MMC but can
suffer from the same constant-power load problem due to the local feedback mechanism and
extrapolation of the solution to other converter applications is not obvious.
References [1, 2, 16-21] proposed several different voltage-balancing circuits for
connecting devices in series. Passive snubber circuits was used in [2] to form a 6.5-kV SiC
MOSFET switching position with four series-connected 1.7-kV SiC MOSFETs. A super-cascode
configuration SiC JFETs to form a 5kV switch was explored in [22] and SiC MOSFETs were
used to form a 7.2 kV switch in [23]. These can provide low on-resistance and fast switching
times, but commercially are still limited to relatively low voltages.
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A quasi-active gate control is introduced in [21] which uses balancing resistors and
bootstraps a low-side gate signal to trigger all devices in a stack and ensure similar gate signal.
Though the circuit is simple it requires care to design against circuit resonances and provides a
common-mode current path through the RC networks to the gate drive circuitry. Similar
solutions are presented in [24, 25].
An active gate driver with an FPGA-based closed-loop gate-current controller in [16]
adjusts the switching speeds based on the voltage detected across the power switch. Reference
[17] presented a similar solution but using an analog feedback mechanism rather than digital.
This sort of feedback requires clean on-board voltage measurements and may be susceptible to
excess delays.
A resonant network with coupled inductors is presented in [18] for voltage balancing two
series-connected devices. Reference [19] suggests using coupled inductors to guarantee the same
gate pulses. The drawbacks are the introduction of leakage or parasitic inductance into the gate
path, and the economics of custom transformer design for each application.
Voltage balancing, loss minimization, and modularization were the focus of [26] which
suggests a resonant snubber that is clamped by a voltage source paired with a gate signal sharing
network. The disadvantages involve the introduction of an extra series inductance in the load
current path, and the “daisy chain” constructed for the gate signals that may decrease the switch
fault resiliency of a stack of power devices.
Reference [27] uses an open-loop active circuit to inject current into the gate when an
overvoltage condition occurs. The active component of this circuit allows for low losses when
the voltages are balanced but additional semiconductors may make the circuit less reliable. In an
attempt to make a completely modular and “stackable” switching position, [27] suggested a
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combination of a self-powered circuit and a voltage-balancing circuit. To achieve the goal of a
fully modular switching position with low part count, simple control and soft-start capability, a
combination of a modified configuration of the voltage balancing circuit in [1] so this approach
could be used in multilevel converters, and a new built-in self-powered circuit is proposed in this
paper building from the work presented in [28]. In particular, the following new contributions.
A procedure for determining the component values of the voltage-balancing circuit for
inductive loading is shown and an analysis of its use in half-bridge circuits. A new soft-start
circuit that takes advantage of the used components to reduce part count is proposed to provide
power to the switch when the voltage across it is much lower than nominal value. Lastly, a
method for pre-charging the voltage-balancing circuitry by taking advantage of this newly
presented start-up circuit for half-bridge applications is shown.
The paper is structured as follows: The proposed switching position is described in
Section 5.3. A novel design methodology for determining the components for the voltagebalancing circuit is given in Section 5.4. Defining equations for design of the self-powered
circuitry are addressed in Section 5.5. The novel start-up configuration is given in Section 5.6.
Simulation results for the circuit designs are illustrated in Section 5.7 and experimental results
are evaluated in Section 5.8. An appendix provides a design example.
5.3

The Proposed Modular Switching Position
The circuit configuration of the proposed modular switching position is given in Figure

5-1. The function of the voltage-balancing circuit is to ensure dynamic and static voltage balance
between series connected devices. The built-in self-powered gate circuit uses the switching of the
power semiconductor device to provide power to the gate and other auxiliary circuitry. These
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Figure 5-1. The proposed modular switching position.

two circuits are shown across a power semiconductor device along with a simple gate driver
circuit.
All that is needed to interface with the switching position is the gate signal fiber optic
cabling, making it ideal for use in multilevel converters in which size, common-mode voltage
and dv/dt immunity are problematic. Just one switching position would be designed for the
required current and voltage ratings of a more-readily-available power semiconductor device and
then simply stacked to achieve the desired voltage rating. The voltage-balancing circuit and the
built-in self-powered circuit are not involved in processing the main power flowing through the
switching position.
From Figure 5-1, the proposed voltage-balancing circuit requires only passive
components and diodes. This can be compared to the common series-connection approach from
[2]. That approach uses RC snubbers to keep the voltages dynamically and statically balanced.
The use of these snubbers is proven to be effective, but unfortunately, these circuits can cause
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additional static and switching losses in the circuit. The voltage-balancing circuit in this paper
avoids these losses because it can have very little static losses and does not contribute much to
switching losses.
The self-powered circuit replaces the high-voltage-transient immune power supply and
all the associated magnetics and components [7]. All of these circuits’ components could be
integrated into a singular module like it is done in typical commercially available isolated power
supplies. So, the commercial power supplies should not be considered a singular component
when making comparisons. And, unlike the traditional external power supplies, the built-in selfpowered structure does not require an increase in size or a change in isolation material as the
common-mode voltage of the application increases. Only a change in the voltage across the
switch 𝑆 or current rating would require a redesign. In summary, the proposed solution allows
for reaching higher converter voltages more easily and could contribute to the reduction in size
of the converter cabinet.
5.4

Design Methodology for the Voltage-Balancing Circuitry
The voltage-balancing circuit in [1] was modified so it could be operated as a half bridge

(e.g., the addition of diode 𝐷 ). The modifications and the reasoning behind it are given in
subsection 5.4.3. A switch 𝑆 from a stack of series-connected switching positions is shown with
the voltage-balancing circuit in Figure 5-2. Resistances 𝑅 and 𝑅 maintain the static balancing
of the voltage between each switch position in the stack. However, this is not adequate during
switching transients, so capacitors 𝐶 and 𝐶 are added to provide dynamic voltage- balancing.
Under normal operation 𝐶 is charged to the nominal OFF-state voltage, 𝑉 , of 𝑆. Because
𝐶 >> 𝐶 , any excess voltage when the voltage across 𝑆 rises sharply will appear mostly across
𝐶 . This current path is shown in blue. Simultaneously, the voltage across 𝐶 results in a current,
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Figure 5-2. The voltage-balancing circuit across a power device.
shown in purple, into the gate of the power device, 𝑆, which charges its gate capacitance, 𝐶 , and
begins to turn the device ON. This mechanism protects 𝑆 from overvoltage events that occur when
one or more devices in a stack of devices turns ON before 𝑆 (or when 𝑆 turns-OFF before the
others). Excess energy that may be accrued by 𝐶 during a compensation event is expended by
𝑅 when S is ON. This current path is shown red.
Though the basis for the circuit was suggested in [1], only a “rule-of-thumb” process for
selecting the component values was given. The following two subsections present a new
methodology for choosing the components for the voltage-balancing circuit with resistive [28]
and also current-source (charged inductor) loadings. In addition, the modification to the voltagebalancing circuit from [1] and the reasoning behind it are given in a third subsection.
Consider that switches 𝑆1 and 𝑆2 in Figure 5-3 are initially OFF and have balanced
voltages across them. Assume that 𝑆1 begins to turn-ON before 𝑆2. The voltage across 𝐶
and 𝐶
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Figure 5-3. A series connection of two modular switching positions.

>> 𝐶

, so as the voltage across 𝑆2, 𝑉

appears across 𝐶

, begins to increase almost all of this voltage increase

. This charges the gate capacitance of 𝑆2, 𝐶

, turning 𝑆2 ON before it is

destroyed.
The design process developed here assumes a worst-case scenario in which the gate pulse
offset, 𝑡

, between 𝑆1 and 𝑆2 is larger than the turn-ON time of 𝑆1 and the turn-OFF time of 𝑆2

combined. This means that 𝑆1 can completely turn ON before 𝑆2 begins to turn ON. It is expected
that 𝑡

is normally much smaller.
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The processes below give a starting point for selecting the component parameters for 𝑆2
and thus 𝑆1, since they are identical. So, the “2” subscript is removed when applicable.
5.4.1

Resistive Loading Conditions
The process for choosing the component values is as follows:

1. Design the gate drive using normal methods [29-31]. This determines 𝑅 , 𝑉 , 𝑉 .
2. Choose the maximum voltage overshoot, ∆𝑉𝐷𝑆, for the switch 𝑆. Then the resistance 𝑅𝑔𝑔
is calculated by

𝑅
where 𝑉 ,

<

∆𝑉 𝑅
𝑉, −𝑉

(1)

is the gate voltage at which the device begins to turn ON

(approximated from the datasheet), 𝑅 is the gate resistance and 𝑉 is the
designed OFF-state gate voltage from Step 1.
3. Determine the dynamic behavior of 𝐶 and 𝐶 . The voltages 𝑉 and 𝑉 across 𝐶 and
𝐶 , are respectively defined in the Laplace domain as follows:

𝑉 (𝑠) =

𝑁
𝐷

[𝑉(𝑠) − 𝑉 (𝑠)] + 𝑉 (𝑠)

𝑁 =𝐶 𝑅 𝑅 𝑠+𝑅 +𝑅

(2)
(3)

𝐷 =𝐶 𝐶 𝑅 𝑅 𝑅 𝑠 + . . .
(4)
. . .𝑅 𝑅 + 𝑅

𝐶 +𝐶 𝑠+𝑅 +𝑅 +𝑅
𝑉 (𝑠) =
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𝑁
,
𝐷

(5)

𝑁 = 𝑅 𝑅 𝐶 𝐶 𝑉 (0)𝑠 + 𝑅 𝐶 𝑉 (0)𝑠 . . .
(6)
+ 𝑅 𝐶 𝑉 (0)𝑠 + 𝑅 𝐶 𝑉 (0)𝑠 + 𝑉 ,
𝐷 =𝑠 𝑅 𝑅 𝐶 𝐶 𝑠 +𝑅 𝐶 𝑠+ . . .
(7)
. . . 𝑅 𝐶 𝑠 + 𝑅 𝐶 𝑠 + 1) ,
𝑉 (𝑠) =

𝑅
𝐶 𝑅 𝑅 𝑠+ 𝑅 +𝑅

. . .
(8)

. . . 𝑉 (𝑠) − 𝑉 (𝑠) + 𝑉 (𝑠) ,
𝑉 (𝑠) =

𝑅 𝐶 𝑉 (0)𝑠 + 𝑉
𝑅 𝐶 𝑠 +𝑠

,

(9)

with 𝑉 (0) and 𝑉 (0) as initial conditions, and 𝑅 and 𝑅 as the load and gate
resistances. Capacitor 𝐶 is approximated by the 𝐶

specified in the datasheet for

switches 𝑆1 and 𝑆2.

The equivalent circuit for voltage-balancing action with a resistive load is drawn in
Figure 5-4. The voltage drops across the diodes are neglected. The compensation event
can be divided into three periods or “modes.” A piecewise approximation of the
compensation event can be constructed using the inverse Laplace transformation of (2)
and (8) during each mode.
MODE I begins when 𝑆1 begins to turn ON before 𝑆2. Both 𝐶 and 𝐶 begin to charge,
but 𝑉 remains below 𝑉 , . Voltage 𝑉(𝑠) from (2) is given in the Laplace domain as
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𝑉(𝑠) =

𝑉
𝑡 𝑠

(10)

where 𝑡 is the fall time of the device.
MODE II begins after 𝑡 has elapsed. Capacitors 𝐶 and 𝐶 are still charging and 𝑉
remains below 𝑉 , . However, 𝑉(𝑠) from (2) is now given by:

𝑉(𝑠) =

𝑉
𝑠

(11)

because 𝑆1 is fully ON.
MODE III begins once 𝑉
𝐷𝐶𝑏

= 𝑉 , . Capacitor 𝐶 is no longer charging because 𝑆2 has
𝐿𝐶𝑎

𝐷𝑔𝑔 𝑅𝑔𝑔

𝑅𝐿

𝐿𝑔𝑔

𝐿𝐶𝑔

𝑅𝑔
𝐶𝑔

𝐶𝑏

𝑉𝑔−

𝑉𝑠

𝐿𝐶𝑔,𝑐𝑜𝑚

Figure 5-4. Equivalent circuit for voltage-balancing action with resistive load.
begun to turn ON, the voltage across 𝐶 prevents any further charging of 𝐶 and 𝑉(𝑠)
from (2) is then
𝑉(𝑠) = 𝑉 (𝑠)

(12)

so that the first term in (2) is zero. Capacitor 𝐶 may continue to accrue charge for a time
because 𝐶 is discharging into it. It then discharges into 𝐶 and the gate drive.
Table I describes each of the three modes I-III of the compensation action for a resistive
load including the value of 𝑉(𝑠) from (2) during each mode and their durations. The
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Table 5-1. Values of 𝑉(𝑠) and 𝐼(𝑠) during each mode
RESISTIVE LOADING
MODE

VCg >Vg,ona

Cbb

Cgb

I

X

+

+

II

X

+

+

III



-

+ or -

𝑉(𝑠)
𝑉
𝑡 𝑠
𝑉
𝑠
𝑉 (𝑠)

Duration
𝑡
𝑡
−𝑡

,

𝑡
−𝑡

CURRENT SOURCE LOADING

a

MODE

VCg > Vg,ssa

Cbb

Cgb

I

x

+

+

II



- or =

- or =

I1(s)
𝐼
𝑡 𝑠
𝑉 , +𝑉
𝑠 𝑅

+𝑅

Duration
𝑡

,

𝑡
−𝑡

Indicates if the given condition is TRUE () or FALSE (x)
Indicates if the given capacitance is charging (+) or discharging (-) or remaining the same (=)

b

𝑉𝑔+

𝑉𝑔 𝑆1

MODE
II

𝑉𝑔−
𝑉𝑠

MODE
III

𝑉𝑆1

0

𝑉𝑠

𝑉𝑆2
MODE
I

0

𝑉𝑔+

𝑉𝑔,𝑜𝑛

𝑉𝑔 𝑆2

𝑉𝑔−

𝑉𝐶𝑏 𝑆2
𝑉𝑔−

0

𝑡r

𝑡𝑉𝑔 =𝑉𝑔,𝑜𝑛 𝑡𝑜𝑓𝑓

𝑡

Figure 5-5. Theoretical waveforms for resistive loading.
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modes occur in order. The time 𝑡

,

is at which 𝑉 = 𝑉 , . And 𝑡

is the time

when MODE II ends. The theoretical waveforms for these modes are shown in Figure
5-5.
4. Choose 𝐶 such that the circuit is operating in MODE III when 𝑆2’s gate driver begins to
apply its ON-state voltage.
Capacitor 𝐶 is then chosen to be 100𝐶 . Resistance 𝑅 can be chosen as a static
balancing resistance for the switching position if needed. Using a shunt resistance like 𝑅
to compensate for leakage current mismatch is a well-known subject and is not covered in
this paper [32].
5. Calculate the extra energy, ∆𝐸 , that is absorbed by 𝐶 . This energy needs to be
removed, otherwise 𝑉 will become unbalanced for as long as 𝑡

> 0. Resistance 𝑅

should be chosen such that this energy is drained from 𝐶 when 𝑆2 is ON. ∆𝐸

is

determined from the current into 𝐶 during the compensation event (the blue path in
Figure 5-2). ∆𝐸
power 𝑃

from each event can be integrated over a period to give an equivalent

that 𝑅 should dissipate. For a constant switching frequency, 𝑓 , this power is

defined as
𝑃
where ∆𝐸

,

= ∆𝐸

𝑓

(13)

is the average expected ∆𝐸 . With 𝑃 , 𝑅 can be chosen according to

𝑅 <
𝑑

,

𝑉
𝑑
𝑃

is the average duty cycle applied to 𝑆2.
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(14)

5.4.2

Current Source Loading Conditions
The process with a current-source load is as follows:

1. Follow Steps 1 and 2 from Section 5.4.2.
2. Determine the behavior of 𝐶 and 𝐶 . The voltage across 𝐶 and the gate capacitance, 𝐶 ,
are defined in the Laplace domain as

𝑉 (𝑠) =

𝑁
𝑁
+ 𝐼 (𝑠) ,
𝐷
𝐷

(15)

𝑁 = 𝑅 𝑅 𝐶 𝐶 𝑉 (0)𝑠 + 𝑉 + . . .
(16)
. . . 𝐶 𝑅 𝑉 (0) + 𝐶 𝑅 𝑉 (0) + 𝑅 𝐶 𝑉 (0) 𝑠 ,
𝐷 =𝑅 𝑅 𝐶 𝐶 𝑠 + . . .
(17)
. . . 𝐶 𝑅 +𝐶 𝑅
𝑁 = 𝑅 +𝑅

+𝐶 𝑅 𝑠 +𝑠,
(18)

+𝐶 𝑅 𝑅 𝑠 ,

𝐷 =𝐶 𝐶 𝑅 𝑅 𝑠 + . . .
(19)
. . . 𝐶 𝑅 +𝐶 𝑅
𝑉 (𝑠) =

𝑅
. . .

+𝐶 𝑅 𝑠+1,

𝑉 + 𝐶 𝑅 𝑉 (0)𝑠
𝐶 𝑅 𝑠 +𝑠

𝑉 (𝑠) +

+ . . .

𝑉 + 𝐶 𝑅 𝑉 (0)𝑠
𝐶 𝑅 𝑠 +𝑠

𝑅 𝐶 𝑅 𝑠+1+𝑅

(20)
,

where 𝐼 from (15) is the current through 𝐷 .
3. Determine the current balance between 𝐼 and the current through 𝑅 , 𝐼

. The

equivalent circuit for the current-source load is illustrated in Figure 5-6. Through device
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𝐷𝐶𝑏

𝐷𝑔𝑔 𝑅𝑔𝑔

𝐿𝐶𝑎

𝐿𝐶𝑔

𝐿𝑔𝑔

𝑅𝑔

𝐼𝐿

𝐶𝑔

𝐶𝑏

𝑉𝑔−

𝑅𝑆2

𝐿𝐶𝑔 ,𝑐𝑜𝑚

Figure 5-6. Equivalent circuit for the voltage-balancing action with a current-source load.
characterization, an equivalent resistance can be derived for switch 𝑆2 based on 𝑉 . An
equilibrium between the current going through the branch containing 𝑅
containing 𝑅

and the branch

can be predicted based on this equivalent resistance. The relationship is

defined by

𝐼 =

𝑉

− 𝑉

,

𝑅
𝑅

where 𝑉

,

and 𝑉

,

+

=𝑓 𝑉

𝑉

+ 𝑉

,

𝑅

(22)

,

are the steady-state values of 𝑣

(21)

and 𝑣 , at the end of the

compensation event, respectively, and 𝐼 is the load current. The compensation event can
be divided into two periods or “modes.” Like with the resistive loading, this can be used
to form a piecewise function approximation of the compensation event by using the
inverse Laplace transforms of (15) and (20).
MODE I begins when 𝑆1 starts to turn ON before 𝑆2. Both 𝐶 and 𝐶 begin to charge,
but 𝑉 remains below 𝑉 , . Current 𝐼 (𝑠) from (15) is given in the Laplace domain as
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𝐼 (𝑠) =
MODE II begins when 𝑉

𝐼
.
𝑡 𝑠

= 𝑉 , . Voltages 𝑣

(23)
and 𝑣

converge to 𝑉

,

and 𝑉

,

and stay there until the end of MODE II when the gate driver for 𝑆2 takes over after 𝑡

.

𝐼 (𝑠) from (15) for this mode is

𝐼 (𝑠) =
Values for 𝑅 , 𝑉

,

and 𝑉

𝑉

,

𝑠 𝑅

+𝑉

(24)

.

+𝑅

can be calculated manually for the worst-case load

,

current. Table I describes both of these modes of the compensation action for a current
source load including the value of 𝐼 (𝑠) from (15) during each mode and their durations.
𝑡

is the time when MODE I ends. The theoretical waveforms for these modes are

shown in Figure 5-7.
4. Choosing 𝐼 and 𝑡
formed by (𝑅

determine the value of 𝐶 . Because of the low-pass RC network

+ 𝑅 ) and 𝐶 , some overshoots above 𝑉

experienced. This may lead to oscillations in 𝑣

,

and 𝑉

,

may be

and thus in 𝑖 .

From the inverse Laplace of (13)-(18) and the value of 𝐼 from Table I, choose a 𝐶 value
in which 𝑣

is greater than 𝑉

,

at the end of MODE I. Capacitance 𝐶 is then chosen

to be 100𝐶 and 𝑅 can be chosen as a static balancing resistance for the switching
position if needed.
5. Follow Steps 5 from Section 5.4.1 to determine 𝑅 .
It is important to note that 𝑅 will discharge 𝐶 regardless of the value of 𝑡

. This will

result in a voltage drop on 𝐶 that is dependent upon the time the switch is ON. When two of
these modular switching positions are connected in a half-bridge configuration, a non-negligible
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𝑉𝑔+

𝑉𝑔 𝑆1
𝑉𝑔−
𝑉𝑠

𝑉𝑆1

0
𝑉𝑠

𝑉𝑆2
MODE
I

0

MODE
II

𝑉𝑔+
𝑉𝐶𝑔 ,𝑠𝑠
𝑉𝑔,𝑜𝑛

𝑉𝑔 𝑆2

𝑉𝑔−

𝑉𝐶𝑏 ,𝑠𝑠 + 𝑉𝑔−
𝑠 𝑅𝑔𝑔 + 𝑅𝑔

𝐼1

0
0

𝑡𝑉𝑔 =𝑉𝑔,𝑜𝑛

𝑡𝑜𝑓𝑓

𝑡

Figure 5-7. Theoretical waveforms for a current-source load.
charging current will be added to the load current experienced by each switching position during
turn-ON, which will increase turn-ON losses. If 𝑡

can be kept small, then the value of 𝑅 can

be increased and the reduction of 𝑉 can be made negligible.
5.4.3

Voltage-Balancing Modification for Half-Bridge Operation
The effect of adding the voltage-balancing snubber from [1] needs to be evaluated for

application in a half-bridge circuit. For simplicity only one of the proposed modular switching
positions is used for the top and bottom switch locations, respectively. The addition of 𝐷
𝐷

is highlighted in green. Without 𝐷

additional losses associated with 𝐶
shown red with 𝐷

and

, as is the case in [1], each time 𝑆 turns ON it incurs

as it charges from 0 V to -2𝑉 [33]. This current path is

blocking the reverse charge of the gate. The resulting power loss is defined

as
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𝑃
with 𝑓

1
= 𝐶 (2𝑉 ) 𝑓
2

(25)

,

as the switching frequency of 𝑆 .
Another source of losses comes from the discharge of 𝐶 . When 𝑆 turns OFF, the load

current, 𝐼 , as indicated in Figure 5-8 clamps the voltage across 𝑆 to nearly 0 V by conducting
through the anti-parallel diode. This keeps 𝐶
switching deadtime capacitor 𝐶

charged to -2𝑉 . When 𝑆 turns ON after the

will discharge into 𝑆 resulting in additional turn-ON losses

for 𝑆 . This current path is shown in blue. The losses associated with this event are also given by
(25).

𝐶𝑎𝑃

𝑅𝑎𝑃

𝑆𝑃

𝑉𝑠

𝐷𝑔𝑔 𝑃 𝑅𝑔𝑔𝑃
𝐷𝐶𝑏 𝑃

𝑅𝑏𝑃

+

𝑉𝐶𝑏 𝑃

Gate
Driver

𝐶𝑏𝑃

-

𝐼𝐿
𝐶𝑎𝑁

𝑅𝑎𝑁
𝑆𝑁

𝐷𝑔𝑔𝑁 𝑅𝑔𝑔𝑁

𝑉𝑠

𝐷𝐶𝑏 𝑁

+
𝑅𝑏𝑁 𝑉𝐶𝑏 𝑁

𝐶𝑏𝑁

Gate
Driver

-

Figure 5-8. The voltage-balancing circuit used in a half-bridge application.
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With the introduction of 𝐷
switching positions so 𝐶

and 𝐶

and 𝐷

the path indicated in red is blocked for both

can never be charged by 𝐶

these loss sources are eliminated. Another advantage of 𝐷

and 𝐶 , respectively and thus,

and 𝐷

is that they clamp

resonance between the voltage- balancing circuit capacitors and inductive elements in the path of
the load current.
5.5

Design of the Self-Powered Circuitry
The circuit designed to power the gate driver using power drawn from across the power

device is illustrated in Figure 5-9. When the device 𝑆 is OFF, capacitor C charges from -𝑉
𝑉 −𝑉

to

through the blue current path shown in Figure 5-9. Again, 𝑉 is the expected OFF-

state voltage across the MOSFET. This current also helps to charge 𝐶 . The energy delivered to
𝐶

is
(C 𝑉 ) .

𝐸 =𝑉

(26)

To other series-connected devices

𝑅𝐴𝑈
Aux.
PWM

𝑅𝐶𝐻

𝑅𝐴𝑈𝐺

+
𝑀𝐴𝑈

𝑆

𝐶𝑟

𝑉𝐶𝑟

𝐼𝐿𝑟

-

𝐿𝑟
𝐷𝑧 𝐴𝑈

𝑀𝑔
Gate
Driver

𝐷𝐶𝑟

+
𝑉𝐶𝑔𝑑

𝐷𝐿𝑟

𝑅𝑔𝑑

𝐶𝑔𝑑

𝐷𝑧 𝑔𝑑 1

𝑅𝑒𝑥
𝑄𝑒𝑥

𝐷𝑧 𝑔𝑑 2

-

To other series-connected devices

Figure 5-9. Current commutations during the ON- and OFF-times of the power MOSFET.
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This charging current when used with resistive loading as in Figure 5-3 is defined by
𝑖 (𝑡) =
𝑡
where 𝑡

𝑉
𝑅

𝑒

(27)

,

(28)

≈ 5𝐶 𝑅 ,

is the total amount of time to charge 𝐶 . The current is constant when using a

current-source load and the charging time is then given by
𝑡

=C

𝑉
.
𝐼

(29)

In (26) and (29) the assumption is that C is the only capacitance being charged. If there
are other parallel capacitances across the switch 𝑆 then the effect of this capacitive current
divider must be included.
Upon turn-ON of 𝑆, the current resonates from 𝐶 through 𝐿 as shown in Figure 5-9 in
red. This current, 𝑖

, is defined by
𝑖

(𝑡) =

𝑉 − 𝑉

𝑒

sin(𝜔𝑡) ,
(27)

𝑅
𝐿
−
𝐶
4

𝜔=

𝑅
1
−
𝐿 𝐶
2𝐿
𝛿=

where 𝑉 is the voltage across 𝐶 , 𝑉

(28)

,

𝑅
,
2𝐿

(32)

is the voltage across 𝐶 , and 𝑅

equivalent series resistance of the current path. The value of 𝑅

is the

could be approximated using

the dc resistances from the datasheet for each component involved in conducting the current
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(e.g., 𝐶 , 𝐿 , 𝐷 ). The current peak coincides with the discharging of 𝐶 to 0 V, resulting in the
total energy given by
1
𝐸 = 𝐿 𝐼
2
where 𝐼

is the peak value of 𝑖

,

(33)

𝜔
𝛿 .

(34)

. The peak occurs at

𝑡

=

tan
𝜔

After 𝑡𝑝𝑘1 the voltage across 𝐿 reverses to maintain the flow of current and the energy in
𝐿 then resonates into 𝐶
a function of 𝑉

which is demonstrated in Figure 5-9 in purple. This discharge slope is

and 𝐿 . The time needed to reduce the current through 𝐿 to 0 (neglecting

series resistance and voltage drop across 𝐷 and 𝐷 ) is calculated by
𝑡

=𝐿

𝐼
𝑉

.

(35)

The total power delivered to 𝐶 , 𝑃 , is given by
𝑃 =

1
𝐸 −𝐶 𝑉
2

Capacitor 𝐶 is effectively in parallel with 𝐶
existence of the 𝐶 𝑉

+𝐸

𝑓

.

(36)

when the MOSFET is ON and thus the

term in (33). The existence of the 𝑓

term in (36) means that a change in

switching frequency causes a change in delivered power. This can allow 𝑃 to scale up with the
increased power needed by the gate driver circuitry, but considering the baseline power needed
by the auxiliary/diagnostic circuitry of the switching position this relationship sets a lower limit
for a frequency change. So this self-powered circuity is not effective in applications requiring
always-ON operation of a device. Thus, this self-powered scheme is most useful in applications
that do not require large variations in switching frequency.
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Assuming a relatively low power consumption of the on-board circuitry, the value of 𝐶
will be such that this resonant circuit does not contribute significantly to the turn-ON or
conduction losses incurred by the switch upon which it is installed. However, 𝐶 does contribute
to the effective 𝐶

of 𝑆1 and 𝑆2. This means that if 𝐶 has a value comparable to 𝐶

of 𝑆1 or

𝑆2, this can then contribute to the turn-ON losses when these modular switching positions are
connected in a half-bridge configuration. Thus, there is a trade-off between the power supplied
by the self-powered gate circuitry and the turn-ON losses in the devices, unless the charging
current is otherwise limited, such as with a resistor in series with 𝐶 .
As implied by the preceding analysis, this circuit, like the voltage balancing circuit, is
required to support the entirety of the power device voltage. Depending on the voltage, this
requires some relatively large clearance and creepage distances between components when using
conventional PCB technology [34]. However, the intended application is to develop a higher
density module that can be potted with an isolation material like it is done with commercial
power supply modules.
5.6

Start-Up of the Switching Position

5.6.1

Overview
The switching position may not have power in some self-powered schemes until nominal

voltage occurs across the switch, and thus any diagnostics that may be desirable for centralized
control are inaccessible. Hence, special consideration needs to be given to the start-up procedure
required in any application because the power for the switching position is derived from the
voltage across the switch which will be at much lower than nominal at startup. To prevent this
undesirable operating condition, the start-up circuit in Figure 5-10 was added. In this
configuration, 𝐿 and its corresponding blocking diode are positioned to form a buck converter
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To other series-connected devices

𝑅𝐴𝑈
Aux.
PWM

𝑅𝐶𝐻

𝑅𝐴𝑈𝐺

+
𝑀𝐴𝑈

𝑆

𝐶𝑟

𝑉𝐶𝑟

𝐼𝐿𝑟

-

𝐿𝑟
𝐷𝑧 𝐴𝑈

𝑀𝑔
Gate
Driver

𝐷𝐶𝑟

+
𝑉𝐶𝑔𝑑

𝐷𝐿𝑟

𝑅𝑔𝑑

𝐶𝑔𝑑

𝐷𝑧 𝑔𝑑 1

𝑅𝑒𝑥
𝑄𝑒𝑥

𝐷𝑧 𝑔𝑑 2

-

To other series-connected devices

Figure 5-10. Proposed modified self-powered circuit with start-up circuitry.
along with 𝑀

and 𝐶 .

Components 𝑀 , 𝐿 , 𝐷 , and 𝐶

are used as a buck converter to provide power to the

switching position at all voltages between the intended operating voltage of 𝐶 , 𝑉 ∗𝑔𝑑 , and 𝑉 .
The gate of 𝑀

is charged to the zener voltage of 𝐷

through a large resistance value 𝑅

.

This is the green current path. Switch 𝑀 is used to modulate the voltage at the gate of 𝑀
according to a central controller. Through this bucking action, any diagnostics performed by the
switching position are active starting slightly above 𝑉 ∗ , far below the nominal voltage 𝑉 .
Resistance 𝑅

remains as an initial current limiter as 𝑀

is in a “normally ON” configuration.

The current path for the ON-time bucking action is shown in blue in Figure 5-10. When 𝑀
turns-OFF the current path is identical to the purple path in Figure 5-9.
Central/Identical duty cycle control of 𝑀 for each switching position helps to keep the
voltage balanced across each switch. The current paths in Figure 5-10 indicate the dependency of
each switching position on the ones above and below it. When the 𝑀
ON it depends on the 𝑀

of a switching position is

in the adjacent switching positions to be ON as well. If each switching
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position was controlled independently, such as with an onboard voltage controller IC, they would
operate as individual constant-power loads and possibly contribute to any voltage imbalance
across the series-connected devices; so, this option was not selected.
To avoid any voltage imbalances that may occur from individual self-control of each switching
position, the switching positions are controlled with a semi-open-loop central control method.
From 0 V to 1.6 kV the required duty-cycle for this bucking mechanism is empirically
determined at 10 V increments. The resultant Duty Cycle vs Switching Position Voltage curve
from this characterization is presented in Figure 5-11. This data is then broken into different
sections and a curve fitting tool is used to fit curves to each section. From the individual curves a
piecewise function is built into the start-up control that automatically adjusts the duty cycle for
all switching positions based on the number of switching positions used and the total dc-bus
voltage. The duty-cycle chosen at each increment can be chosen larger than required to
compensate for any component parameter variation between different switching positions.
Instead of a simple Zener-diode-based regulator for 𝐶 , a Zener-BJT-based voltage
regulator is used. This voltage regulator consists of 𝐷
network. Transistor 𝑄

begins to turn-ON when 𝑣

,𝐷

, 𝑅 , 𝑄 , and small resistor

becomes greater than the breakdown

Figure 5-11. Proposed modified self-powered circuit with start-up circuitry.
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voltage for Dzgd1 plus the base-emitter voltage of 𝑄 . This alleviates some of the current that
would normally be shunted purely through the Zener diode. This allows for the selection of 𝐶
for nominal bus voltage while allowing for voltage (and correspondingly power) swells across
the power device to be dissipated by a more resilient power resistor. Or conversely, it is a simple
way to lower the minimum operating voltage of the self-powered gate driver by oversizing 𝐶 if
the application requires operation during voltage sags.
5.6.2

Half-Bridge Operation
A basic half-bridge converter implemented with two modular switching positions is

shown in Figure 5-12, where the self-powered snubber circuit is neglected. The converter is
connected to a resistive load through an LC filter. When the dc bus is initially charged to the
nominal value, the voltages across 𝐶

and 𝐶 , 𝑉

and 𝑉

respectively, are half of the total

bus voltage, 2𝑉 . In fact, when 𝑆 and 𝑆 are not operating, the snubbers across both switches
effectively form a resistor divider. This start-up condition presents two problems. When 𝑆 turns
ON, there is a charging current that goes through it, in addition to the load current. The current
paths are shown in blue in Figure 5-12.
The first problem is that a large positive dv/dt appearing across 𝑆 can trigger the
snubber balancing action. As a result, 𝑆 could be forced ON causing a catastrophic shootthrough current event. Assuming some auxiliary switches 𝑆

and 𝑆

could be closed during

this condition, the first problem can be avoided. However, this does not solve the following
second problem. Due to the design requirements of the voltage-balancing snubber, the values of
𝐶

and 𝐶

will most likely far exceed the output capacitances of 𝑆 and 𝑆 . This means that

𝑆 will be switching with a relatively large capacitive load, potentially resulting in a damaging
overcurrent event.
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Figure 5-12. Proposed modified self-powered circuit with start-up circuitry.
Capacitors 𝐶

and 𝐶

must be charged to 2𝑉 before either 𝑆 or 𝑆 turn ON to avoid this

condition. This can be achieved by utilizing the soft-starting capabilities of the self-powered
snubber. When 𝑀
charge provided to 𝐶

and 𝑀
or 𝐶

are switched with the same pulses (in-phase), there is no net
and the problem mentioned above persists. This is shown by the

green path in Figure 5-13(a). However, if the control pulses for 𝑀
of-phase), this allows for the charging of 𝐶

and 𝐶

and 𝑀

are offset (out-

to nearly 2𝑉 . The current path in this case

is illustrated in blue in Figure 5-13. The pulses for 𝑀 are shown in Figure 5-13(b). Then 𝑣 can
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Figure 5-13. (a) Start-up currents with in-phase and out-of-phase bucking pulses. (b) The inphase and out-of-phase modulation pulses.
be ramped from 0 V to nominal voltage and 𝐶

and 𝐶

remain charged near 2𝑉 ; the

main self-powered mechanism can then take over. The voltage-balancing snubber is just
approximated by 𝐶

and 𝐶 , and their respective blocking diodes, because it is assumed that

the currents involved are relatively small. The excess-power circuit components 𝐷
𝑅 , and 𝑄

are approximated as the variable resistance 𝑅 .

125

,𝐷

,

5.7

Circuit Simulation Results
The setup provided in Figure 5-3 was used in the simulations with a 𝑉 = 1.2 kV and a

current source load of 10 A. The following two sections present the operation of the two
proposed circuits.
5.7.1

Voltage Balancing Circuit
The parameters of the simulated switching position are shown in Table 5-2. The voltage

balancing action of the circuit was simulated using OrCAD® PSpice®. Simulations were done
utilizing Wolfspeed® SiC MOSFET PSpice® models with the turn-ON of 𝑆2 modeled with a
ramp function. The calculated and simulated values for 𝑣 /10 and 𝑣

during the turn-on

compensation event with 2.4 kV across 𝑆1 and 𝑆2 and 10 A of resistive load are shown in Figure
5-14. The comparison between the two is not without some difference, but this does indicate a

Table 5-2. Circuit Parameters
Parameter
𝐶
𝐶
𝑅
𝐶
𝑉
𝑅 ,
𝐿
𝐶
𝑆1, 𝑆2
𝑀
𝑉
𝑅 ,
𝐷 ,𝐷 ,𝐷 ,𝐷

Value
33 nF
0.33 nF
10 Ω
10 µF
-5 V
5Ω
10 mH
0.220 nF
C2M0045170D
SCT2750NYTB
20 V
2.5 Ω
CD214A-R12000
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Rating
2 kV, 19 mΩ
1 kV,
0.5 W
35 V
n/a
0.25 W
0.5 A
2 kV
1.7 kV, 72 A
1.7 kV, 6 A
n/a
0.5 W
2 kV, 2 A

Figure 5-14. Calculated vs simulation values of VCb/10 and Vg for a resistive load.

MODE I

MODE II

Figure 5-15. Calculated vs simulation values of 𝑉 /10 and 𝑉 for a current-source load.
good starting point for choosing the parameter values of the circuit. In Figure 5-15, the
calculated and simulated values for 𝑣 /10 and 𝑣

during the turn-on compensation event with

2.4 kV across 𝑆1 and 𝑆2 and 10 A of current-source load are shown.
In this case, the equilibrium value for the calculations from Section 5.4.2 step 3 was
chosen based on the MOSFET PSpice® model. The circuit shown in Figure 5-6 can be used for
this purpose. By injecting the load current into the compensation network, the model will
naturally come to the steady-state value. Here, a non-conservative value of 𝐶 was chosen. The
peak shown in the calculated values of 𝑣 /10 comes from assuming two different values for
𝑖 (𝑡) (ℒ

{𝐼 (𝑠)}) in Section 5.4.2.
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During MODE I the value of 𝑖 (𝑡) ramps from 0 A at a rate determined the rise time of
the MOSFET (i.e., 333 A/µs). Once 𝑡

,

a steady state value of 𝑖 (𝑡) = 5.0 A is used. This

is a large percentage of the load current for this particular design, however, this equilibrium
value is highly dependent upon the values of 𝑅
For example, the use of 𝑅

,

,

and 𝑉 and can be significantly reduced.

= 5 Ω and 𝑉 = -3 V would require a MODE II value of 𝑖 (𝑡) =

1.9 A. Also worth noting is that the 𝑖 (𝑡) does not increase linearly with the load current, so a
factor of 2 increase of 𝐼 does not require a factor of 2 increase of 𝑖 (𝑡) as described by the
defining equation for MOSFET current in the saturation region.
It should be noted that the gate voltages during these transients is above the threshold, but
much lower than typical ON-state drive voltages. This would result in operation of the MOSFET
in the saturation region for a small time. Operating in the saturation conduction region will
induce higher switching losses in the switched that is being forced ON by the voltage- balancing
circuit which in the case of Figure 5-16 and Figure 5-17 is 𝑆1. However, this voltage-balancing
scenario should not occur at every switching cycle. This example is also demonstrating a worstcase scenario. With this circuit, care should still be taken to match the ON and OFF behavior of
all MOSFETs that are series-connected. The simple voltage rise delay associated with the
charging of 𝐶 is enough to guarantee a safe operating voltage when 𝑡

is relatively small (<

10 ns).
5.7.2

Self-Power Circuit

Simulations of the novel self-powered circuitry from Figure 5-10 were performed with a setup as
shown in Figure 5-3. The switching frequency for 𝑆1 and 𝑆2 were chosen as 10 kHz. In Figure
5-18, 𝑣

, and the current through 𝐿 , 𝑖 , are shown during the 10 kHz operation. The bucking
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Figure 5-16. Simulation results of 𝑉 , and 𝑉 , during turn-OFF with a 200 ns delay in offset
time with a current-source load.

Figure 5-17. Simulation results of 𝑉 , and 𝑉 , during turn-ON with a 200 ns delay in offset
time with a current-source load.
mode start-up 𝑖

waveforms is nearly identical in shape to that in Figure 5-18 but may differ in

magnitude and frequency.
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5.8

Circuit Experimental Results

The tested 3.3-kV switching position formed by the series connection of two 1.7 kV SiC
MOSFETs is presented in Figure 5-19. Though each switch would theoretically be a separate
installation with its own fiber optic signaling, this switching position was designed to operate
using a single gate signal for simplicity. A high-side driver was used to gate the top switch using
the same signals as the low-side circuit.

Figure 5-18. 𝐼 , and VCgd during turn ON and turn OFF of 𝑆2.

Figure 5-19. Photograph of 3.3 kV switching position prototype.
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This configuration is a good representation of another possible trade-off for this type of
module switching position. It may be more cost effective to pre-package series devices up to the
limits for conventional high-side ICs and then stack these higher-voltage units together.
However, this does reintroduce common-mode current within the shared PCBs.
5.8.1

Voltage-Balancing Circuit
The testing configuration is shown in Figure 5-3 with 𝑉 = 1.2 kV. The clamped inductive

load current is 10 A. Like the simulation results in Figure 5-14, Figure 5-20 shows experimental
waveforms for the 𝑣 /10 and 𝑣

for 𝑆2 when it is delayed relative to 𝑆1 by around 200 ns as

well as the full turn-ON transient. This delay emulates either a false turn-ON signal on one of the
devices or a large difference in dv/dt values between series-connected devices. At t = 0 s, 𝑆1
begins to turn ON. The voltage across 𝐶 rises until 𝑣

increases to the point where 𝑆2 begins to

take significant current and then both stay around a constant voltage until the gate driver for 𝑆2
takes over at t = 220 ns; at which point, 𝑣

starts to rise to the nominal ON-state gate voltage of

20 V. The starting voltage of 𝐶 differs from the 𝑉 predicted by the simulations due to the
reverse-recovery charge of 𝐷

within the voltage-balancing circuit. This allows 𝐶 to be

Figure 5-20. Experimental results of VCb/10 and Vg with 𝑆2 delayed by 220ns.
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charged by 𝐶 during a short time. The recovery charge of 𝐷
ringing observed in 𝑣

also contributes to some of the

at t = 220 ns. These affects could be minimized with the use of low

reverse recovery diodes and low-inductance components and layout.
The voltage across 𝑆1, 𝑣

, and 𝑣

are shown in Figure 5-21 along with the load

current through the switching position for various values of 𝑡
There is an initial overvoltage event in 𝑣

during the turn-OFF transient.

above 1.2 kV followed by a convergence onto 1.2

kV, which is the voltage of 𝐶 . As discussed in Section 5.3 and demonstrated in Section 5.4 a

Figure 5-21. Experimental results of 𝑉 , and 𝑉 , during turn-OFF for (a) 10 ns (b) 50 ns
(c) 100 ns (d) 150 ns (e) 200 ns offset time.
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small percentage of the load current is diverted from 𝑆2 to the voltage balancing circuit. This
small diverted current keeps 𝐶 charged to a steady-state value during the transient and forces 𝑆2
into the saturation conduction region for a short period of time rather than experiencing a
catastrophic overvoltage.
The turn-ON transient is illustrated in Figure 5-22. These voltages were measured with
TPP0850 probe from Tektronix® utilizing tip-to-BNC adapters and the voltage was stepped
down using techniques suggested in [35] for an approximate bandwidth of 300 MHz. A 1.6 kV
spike in 𝑣

from Figure 5-21 comes from a slight under-sizing of 𝐶 and 𝐶 and inductance in

the compensation and measurement paths. This is known because the voltage across 𝐶 in Figure
5-21 should account for the majority of the voltage overshoot across 𝑆2.
5.8.2

Self-Powered Circuit
The waveforms for 𝑖

and 𝑣

during the bucking operation of the start-up circuit are

shown in Figure 5-23. These waveforms were taken at nominal bus voltage (i.e., 2.4 kV). The
operating duty cycle at lower voltages would be larger and thus the positive slope section of the

Figure 5-22. Experimental results of 𝑉

and 𝑉 ,
offset time.
,
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during turn-ON with a 200 ns delay in

Figure 5-23. Experimental waveforms of 𝐼 and 𝑉
waveforms would be longer. A noticeable ripple in 𝑣

during bucking start-up operation.
can be seen. This can obviously be

reduced by increasing 𝐶 , but this amount of ripple is acceptable for this application because
𝐶

is buffered by a variable input voltage power supply ICs. For these waveforms, the switching

frequency of the bucking, and thus 𝑀 , is 3 kHz. During normal operation, this same waveform
shape is seen in 𝐿 when 𝐶 resonates into 𝐿 and 𝑀
of 𝑖

is OFF; however, the peak and frequency

may change depending on the operating frequency of 𝑆1 and 𝑆2 as was the case in Figure

5-18. For the tested prototype a switching frequency of 3 kHz was chosen to reduce the thermal
management requirements of 𝑀 .
It is important to choose a value of 𝐿 and a switching frequency that results in a discontinuous
conduction mode for the inductor. This ensures that 𝑀

operates with quasi-ZCS at turn-ON

and reduces the required thermal management. Also, this avoids the problem with diode reverse
recovery of 𝐷 affecting the energy transfer from 𝐶 to 𝐿 . The effect of the reverse recovery
can be seen in Figure 5-24 where 𝐿 is operating in a semi-continuous conduction mode. The
reverse recovery charge depleted 𝐶 and this results in a lower energy transfer to 𝐿 . This can be
seen in the relative peaks of the current at t ≈ 0.0 ms and t ≈ 0.1 ms. Because the discharging
current slope of 𝐿 is a function of its inductance and 𝑉 ∗ , this sets the upper limit of the buck
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Figure 5-24. Experimental waveforms of 𝐼 where 𝐿 operating in continuous conduction
mode.
converter switching frequency.
5.8.3

Start-Up for a Half-Bridge Application
The half-bridge test circuit is shown in Figure 5-25. The top and bottom devices of the

half- bridge circuit are formed using two stackable switching positions. The performance of the
half-bridge start-up procedure explained in Section 5.6 appears in Figure 5-26 and Figure 5-27
where waveforms for 𝑣

and 𝑣

and 𝑖

are shown. The in-phase bucking modulation results

in a constant 𝐶 equal to 𝑉 . The out-of-phase bucking modulation results in a 𝐶 much closer to

𝑆2

𝑆1

𝐿𝑓

𝑆3

𝑅𝐿

𝑉𝑠

𝐶𝑓

𝑉𝑠

𝑆4

Figure 5-25. Half-bridge testing configuration.
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the desired value of 2𝑉 . A voltage ripple in 𝑣

can be seen in Figure 5-27. This is due to the

discharging of 𝐶 through 𝑅 . To reduce the voltage ripple across 𝐶 , a larger value of 𝑅 can be
used or the switching frequency of 𝑀
5.9

can be increased.

Protection Concerns
It is important that the switching position reacts appropriately if the switching position is

operating incorrectly or is experiencing an undesired condition. For this reason the
switching position was designed with the following protection capabilities:

Figure 5-26. Voltage-balancing circuit capacitor voltage and self-power inductor current with
in-phase start-up modulation.

Figure 5-27. Voltage-balancing circuit capacitor voltage and self-power inductor current with
in-phase start-up modulation.
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1. Desaturation - An overcurrent condition turns the power semiconductor S OFF and
generates a TTL error flag.
2. Gate Driver Undervoltage – The switching position will detect a malfunction of the gate
drive power supply IC or a low
voltage across 𝐶 , generating an error flag.
3. Device Overvoltage - A resistor divider and voltage comparator are used to monitor the
voltage across the power semiconductor device to detect a static voltage imbalance. If the
voltage is too high, then this implies the voltage is no longer being properly shared by
series con nected switching positions.
4. PWM Interlocks – Open-collector logic is used with the auxiliary and main PWM to
ensure that neither are ON at the same time. This prevents spurious tripping and damage
to the start-up circuit if these signals are malfunctioning.
5. Auxiliary PWM Ride-Through – In the event that the converter in which this switching
position is used requires an emergency shut-down, the switching position must be able to
survive for a short time without any possibility to power itself. This is due to the
normally-ON configuration of the start-up circuit. To provide this ride-through capability,
the power rail for the auxiliary PWM fiber optic receiver circuit has been isolated through
a diode from the main power rail for the gate drive and diagnostic circuitry. On this
isolated power rail, a large reservoir of energy is placed. For the switching position in this
paper a 1.5 F supercapacitor is used. This means, if power on the board is lost then the
supercapacitor can drive 𝑀 without having to provide power to the rest of the circuits.
This energy reservoir can then be sized based on the drive current for 𝑀 and amount of
time required to discharge the energy storage in the converter.
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The error signals from the desaturation, gate-driver undervoltage, and device overvoltage
are all combined with TTL logic gates and then trigger an active-low master fault flag. This
single flag is sent by fiber optic back to the controller. This is important because if one of the
series connected switching positions has a fault the controller needs to quickly shut-down the
converter.
5.10

Conclusions
A novel self-powered modular switching position with voltage-balancing ability for

series-connected MOSFETs was presented. A new step-by-step procedure for choosing the
components for the new configuration of the voltage-balancing circuit as well as the equations
defining the self-powered behavior were also given. In addition, a novel start-up scheme for the
self-powering circuitry was introduced. Lastly, the protection circuitry needed for the switching
position is presented.
The behavior of the circuitry was confirmed by simulations. The voltage-balancing
behavior of a 3.3-kV switching position made up of two 1.7-kV SiC MOSFETs was
experimentally verified under current-source loading demonstrating the feasibility of the
proposed ideas. In particular, the prototype was also experimentally shown to be capable of
powering itself from the voltage across it.
5.11

Appendix
Below is an example design of the voltage-balancing circuit for the circuit in Figure 5-3

with a current-source load:
1. Decide on the gate driver parameters. They are chosen to be
𝑅 = 2.5 Ω ,
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𝑉 = 20 V ,
𝑉 = −5 V .
2. Choose the maximum voltage overshoot, ∆𝑉 , for the switch 𝑆. The value is chosen to
be
∆𝑉
Then, 𝑅

is calculated as
𝑅

<

(200 V)(2.5 Ω)
,
(3 V) − (−5 V)

𝑅
with 𝑉 ,

= 200 V .

≈ 3 V. An 𝑅

< 30 Ω ,

of 10 Ω is chosen.

3. Determine the current balance between 𝑖 and 𝑖

during MODE II. The circuit

parameters are
𝐼 = 10 A ,
𝑉 = 1200 V .
The steady-state values of 𝑉 and 𝑉 from the model simulations are

The value of 𝑖 and 𝑖

𝑉

,

= 6.5 V ,

𝑉

,

= 50 V .

are the given by
𝑖 =

6.5 V − (−5 V)
,
2.5 Ω
𝑖 ≈5A,

𝑖

= 10 A − 5 A = 5 A .

4. Determine the value of 𝐶 . The worst-case gate pulse offset is chosen as
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𝑡
The calculated waveforms for 𝑣

= 200 ns .
and 𝑣 /10 for different values of 𝐶 is shown in Figure

5-28.
When 𝐶 is 100 nF, 𝑣

takes almost the entire 𝑡

oversizing of 𝐶 . At 0.33 nF, 𝑣

charges above 𝑉

to charge to 𝑉 , . This indicates an
,

before 𝑣

= 𝑉 , . This indicates an

appropriate value of 𝐶 . From this analysis the chosen capacitor values are
𝐶 = 0.33 nF ,
𝐶 = 100𝐶 = 33 nF .
5. Calculate the extra energy absorbed by 𝐶 . From gate drive components datasheets, a
mismatch in propagation delay can be predicted between any two devices connected in
series. An average value of 𝑡

= 20 ns is assumed. From the calculated waveforms,

the RMS current into 𝐶 is 2.9 A. The average energy absorbed by 𝐶 is then
∆𝐸

,

= (1200 V)(2.9 A)(20 ns) = 70 μJ .

The power required to be dissipated by 𝑅 is
𝑃

= (70 𝜇J)(10 kHz) = 0.8 W .

Figure 5-28. 𝑉 and 𝑉 /10 for different values of 𝐶 .
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𝑅 <

(1200 V)
(0.5)
0.8 W

𝑅 < 900 kΩ
Assuming a mismatch in OFF-state leakage current of 12 µA between the power devices
𝑅 can be determined by
𝑅 =

1200 V
10(12 𝜇A)

𝑅 = 10 MΩ
5.12
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CHAPTER 6
A HYBRID SNUBBER FOR VOLTAGE-BALANCING AND SELF-POWERING OF
SERIES-CONNECTED DEVICES
V. Jones, J. C. Balda, and R. Adapu, "A Hybrid Snubber for Voltage-Balancing and SelfPowering of Series-Connected Devices," presented at the 2019 IEEE Applied Power Electronics
Conference and Exposition (APEC), Anaheim, CA, 2019.
6.1

Abstract
With SiC devices enabling much higher voltage converters with lower complexity, a

modular switching position that eliminates some of the issues with medium-voltage converters
(e.g., high isolation voltages and dv/dt’s) would be valuable. Full modularity requires the ability
to stack any arbitrary number of units in series. A requirement for this functionality is voltage
balancing between all series switches. This paper introduces a hybrid snubber that attempts to
solve these dynamic and static voltage balancing issues as well as providing power for each
switch from the bus to which it is connected. A method for determining the required component
values is developed and simulations are used to test the viability of the circuit. Then, a 600 V
prototype is constructed using two MOSFETs in series to confirm the functionality of the
snubber.
6.2

Introduction
Continued advances in high-voltage SiC devices and the push towards medium-voltage

converters with multilevel topologies using these devices calls for a truly modular switching
position. This requires the elimination of common-mode voltage issues for power and control
signals as well as compensation for imperfect voltage sharing between series devices. The
traditional methods by which the gate driver power supplies are designed becomes a challenge at
medium voltages because the level of isolation required can be greater than 25 kV with dv/dt’s
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across this isolation barrier greater than 100 kV/µs. This type of performance requires careful
design of a galvanically isolated power supply and sometimes non-traditional supply
configurations that can result in large and expensive solutions; this same problem is seen in
cascode and series connected switches [1-3]. Power-over-fiber (POF) systems can be used but
these are large and relatively inefficient [4]. Self-powered gate driver topologies have been
suggested in [5-8] to remove the common-mode voltage issue. Fiber optic cable can then be used
for control signals.
Several different voltage-balancing circuit were proposed [9-12]. In an attempt to make a
completely modular and “stack-able” switch position, [13] suggested a combined self-powered
and voltage-balancing circuit. To achieve the same goal but eliminating losses in the quiescent
power resistors, a hybrid of the snubber in [12] and a novel self-powered circuit are proposed.
6.3

Design of the Voltage Balancing Circuit
The circuitry associated with the voltage balancing is shown in Figure 6-1. With switches

S1 and S2 initially off and with balanced voltages across them, assume that S2 begins to turn-on
before S1. Capacitor Ca >> Cb so as VDS1 begins to increase almost all voltage appears across
Cb which then charges Cg turning on the device before it is destroyed. Though the snubber was
suggested in [12], a process for selecting the component values was not given. The design
process developed here assumes a worst-case scenario in which the gate pulse offset, toff,
between S1 and S2 is larger than the turn-off time of S2 and the turn-on time of S1 combined. To
give a starting point for selecting component parameters by approximating the device behavior,
the process is as follows:
1. Design the gate drivers using normal methods [14-16].
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Figure 6-1. Proposed voltage balancing self-powered gate driver.
2. Choose maximum overshoot ∆VDS for S1. Rgg is chosen using:

(1)

with Vg,on as the gate voltage at which the device begins to turn on (approximated
from the datasheet) and Vg- the designed off-state gate voltage from Step 1.
3. Determine the value of Cb. The voltage across Cb and the gate capacitance, Cg, are
defined in the Laplace domain as:

(2)

(3)

(4)
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(5)

(6)

(7)

(8)

(9)
with VCb(0) and VCiss(0) as initial conditions, and R and Rg as the load and gate
resistances. Capacitor Cg is approximated by the Ciss specified in the datasheet. Table
6-1 describes the value of V(s) during each mode of the compensation action. Times tf
and tr are the fall and rise times of the MOSFET, and VS is the nominal off-state switch
voltage. Using the inverse Laplace of (2)-(5), Cb is chosen such that the circuit is
operating in MODE IV at the point of the turn-off time toff. This minimizes Cb and
Table 6-1. Values of V(s) during each period of the turn-on compensation action
MODE

VCb >
Vg,on

Cb a.

Cg a.

I

X

+

+

II

X

+

+

III



-

+



-

-

IV

V(s)

Duration

a. Indicates whether the given capacitor is charging (+) or discharging (-)
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thus Ca while assuring there is no on-off device oscillations.
4. Calculate the extra energy, ∆ECa, that is absorbed by Ca. This energy needs to be
removed, otherwise VCa will continue to fluctuate for as long as |toff| > 0.
6.4

Design of the Self-Powered Circuit
In the interest of reducing the net losses of the snubber, a resonant self-powered gate

driver circuit in Figure 6-1 was constructed around using the excess energy from Ca. Upon turnon of the switch, current resonates from Ca through Lr and into Cr as shown in Figure 6-2(a).
This current, iLr1 is defined by:

(10)

(11)

(12)
where VCa is the voltage across Ca, VCgd is the voltage across Cgd, and Req is the
equivalent series resistance of the current path. The peak of this current coincides with the
charging of Cr to VCa resulting in a total energy given by:
(13)
Caux >> Cr so most of the voltage is seen across Cr.
The voltage across Lr reverses to maintain the flow of current and the energy in Lr then
resonates into Cgd which is demonstrated in Figure 6-2(b). Once the main switch turns off a
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Figure 6-2. Current commutations during the on- and off-times of S2.
secondary gate driver uses the energy in Caux to turn on M1 and resonate the energy in Cr through
Cgd and Lr until the voltage across Cr reaches VCgd.
This current can be defined again with (6), however VCa becomes VCr and Req must be
adjusted accordingly. This can be seen in Figure 6-2(c). At this point the voltage across Lr
reverses and its energy is again resonated into Cgd (Figure 6-2(b)). This process assures that most
of the energy removed from Ca is delivered to Cgd.
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6.5

Snubber Simulation Results
The parameters of the simulated switching position are shown in Table 6-2. The voltage

balancing action of the snubber was simulated using OrCAD ® PSpice®. The calculated values for
Vcb/10 and Vg during the turn-on compensation event with 1,200 V across S1 and S2 and 10 A of
resistive load is shown in Figure 6-3. Simulations were done utilizing Wolfspeed SiC MOSFET
spice models with the turn-on of S2 modeled with a ramp function. The comparison between the
Table 6-2. Snubber Parameters
Parameter
Ca
Cb
Ra
Rgg
Cgd

Value
100 nF
1 nF
1 MΩ
60 Ω
10 µF

Parameter
Lr
Cr
Caux
S1
M1

Value
2.2 mH
1 nF
88 nF
C2M0025120
C2M0025120

Figure 6-3. Calculated vs simulation values of Vcb/10 and Vg.
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two is not without some error, but this does indicate a good starting point for choosing the
parameter values of the snubber.
Simulations of the self-powered circuitry were performed in Matlab/Simulink ® using the
2018a Simscape™ library components. In Figure 6-4 the voltage at the gate of S2 (Vgate), the
voltage across Caux (VCaux), VCgd, and the current through Lr (ILr) are shown at 300 V bus with
0.15 A of resistive load. The slope of ILr during the discharge period of the “off-time” of S2 is
different due to the additional conduction path formed by Cb and Rgg and the gate driver
resistances. This current path is shown in Figure 6-5. The proportion of the energy lost to this
additional conduction path and thus the efficiency of the “off-time” resonance is a function of the
value of Cb and Rgg. With a smaller Cb, less energy will be drawn from Lr; a larger Rgg will have
the same effect. If Rgg is small enough, potentially none of the energy stored in Lr is transferred
to Cgd. Thus, it is important to minimize Cb during the voltage balancing circuit design and

Figure 6-4. Vgate, VCaux, and ILr during turn on and turn-off of S2.
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Figure 6-5. Additional current paths during the off-time of S2.
realize the trade-off between over-voltage across S2 and this efficiency (i.e., the selection of Rgg).
The same waveforms as Figure 6-4 are displayed in Figure 6-6, but with a much larger Rgg. The
effect is a slope of ILr that is nearly identical to its slope during the “on-time” of S2.
6.6

Snubber Experimental Results
The gate- and drain-source voltage for S1 and S2 during a turn-on event are illustrated in

Figure 6-7 for a 625 V, 0.3 A test setup. The gate signal for S1 is delayed with respect to S2 by
200 ns. An overshoot at the turn-off of S1 of 50 V results in a 16 % overshoot. A decrease in Ra
would decrease the voltage difference between the two switches when open but would result in
higher losses.
The self-powered circuitry helps to bring balance when one switch begins to have a larger
applied voltage than the other because the energy removed from Ca has a positive relationship to
the voltage magnitude across it. Therefore, more energy is drawn from the capacitance when the
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Figure 6-6. Vgate, VCaux, and ILr during turn on and turn-off of S2.

Figure 6-7. Vds and Vgs for S1 and S2 during a turn-on event.
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voltage across it rises.
The relative effect of this corrective action is dependent upon the proportion of energy
that is stored in Ca (a function of the load current and the chosen voltage-balancing circuitry) and
the amount of energy removed by the self-powered circuitry.
The same waveforms as shown in Figure 6-4 for a prototype with the same parameters as
in Table 6-2 and the addition of VCgd are in Figure 6-8. An increased Rgg like in Figure 6-6 is
used in Figure 6-9. The corresponding steady-state VCgd is higher due to the increased
proportional energy transfer to Cgd.
When compared to the simulation results ILr is reduced approximately 50%. As per (6)
the way to reduce this peak current is an increase in Lr or a decrease in Cr, both of which are
unlikely for the selected prototype components. More likely is that a slower turn-on for the

Figure 6-8. Vgate, VCaux, and ILr during turn on and turn-off of S2.
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Figure 6-9. Vgate, VCaux, and ILr during turn on and turn-off of S2 with large Rgg.
power MOSFETs than that used in the simulation deteriorates the practicality of the step voltage
approximation used to derive (6) as well as other losses.
There are also negative currents and oscillations in ILr and VCaux that are not seen in the
simulation results. There are due to the parasitic capacitances of the components as well as the
reverse recovery of the diodes.
6.7

Conclusions
A novel self-powered gate driver voltage-balancing hybrid snubber for series connected

switches was presented. The voltage-balancing circuit has been shown to statically and
dynamically balance the voltages across series-connected switches due to unbalances because of
gate signal and component mismatch. The excess energy absorbed by the voltage-balancing
snubber as a result of compensation was removed using the resonant self-powered gate driver
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circuit where it can be utilized for other tasks instead of dissipating the energy in a shunt resistor.
In addition, by combining both functions into one circuit the total efficiency of the system
increased versus using two snubbers separately. A process was shown for choosing the voltagebalancing and self-powered gate driver components.
This setup paired with a fiber optic signaling scheme eliminated the common-mode
currents from high-side devices that would distort supply voltages and degrade signal integrity.
This allows for fully modular device “stacking.” The snubber has the added benefit of absorbing
energy from parasitic inductances during switching transitions as in a traditional RCD snubber.
This type of solution lends itself to solutions where there is always a voltage across the
switch like in back-to-back converters and grid-connected inverters. This would be the only way
to assure that the switch will always have power and can be controlled. This may limit some softstart schemes that require control of the devices before full voltage is applied across the switch as
well as any converters that utilize zero-voltage switching.
6.8

Acknowledgments
The authors are grateful for initial financial support from the NSF I/UCRC Grid-

Connected Advanced Power Electronic Systems (GRAPES) under grant IIP-1439700. The
authors are also grateful for the financial support through a tailored collaboration project
between EPRI, Southern Company and Arkansas Electric Cooperative Corp.
Permission for Reprinting:
© 2019 IEEE. Reprinted, with permission, from Vinson Jones, Juan Carlos Balda, Ram Adapa,
A Hybrid Snubber for Voltage-Balancing and Self-Powering of Series-Connected Devices, 2019
IEEE Applied Power Electronics Conference and Exposition (APEC), 27 May 2019

157

6.9

References

[1]

V.-S. Nguyen, L. Kerachev, P. Lefranc, and J.-C. Crebier, "Characterization and Analysis
of an Innovative Gate Driver and Power Supplies Architecture for HF Power Devices With
High dv/dt," IEEE Transactions on Power Electronics, vol. 32, no. 8, pp. 6079-6090, 2017.

[2]

V. S. Nguyen, P. Lefranc, and J. C. Crebier, "Gate driver supply architectures for common
mode conducted EMI reduction in series connection of multiple power devices," IEEE
Transactions on Power Electronics, pp. 1-1, 2018.

[3]

B. Sarrazin, R. Hanna, P. Lefranc, S. Am, F. Dumas, and J. P. Lavieville, "Insulated power
supply for gate drivers up to 40kV for medium-voltage direct current applications," IET
Power Electronics, vol. 10, no. 15, pp. 2143-2148, 2017.

[4]

D. Kamiyama, A. Yoneyama, and M. Matsuura, "Multichannel Data Signals and Power
Transmission by Power-Over-Fiber Using a Double-Clad Fiber," IEEE Photonics
Technology Letters, vol. 30, no. 7, pp. 646-649, 2018.

[5]

Z. Ye, Y. Lei, W. c. Liu, P. S. Shenoy, and R. C. N. Pilawa-Podgurski, "Design and
implementation of a low-cost and compact floating gate drive power circuit for GaN-based
flying capacitor multi-level converters," in
2017 IEEE Applied Power Electronics
Conference and Exposition (APEC), 2017, pp. 2925-2931.

[6]

W. Hongfang and F. Wang, "A self-powered resonant gate driver for high power MOSFET
modules," in Twenty-First Annual IEEE Applied Power Electronics Conference and
Exposition, 2006. APEC '06., 2006, p. 6 pp.

[7]

J. C. Crebier and N. Rouger, "Loss Free Gate Driver Unipolar Power Supply for High Side
Power Transistors," IEEE Transactions on Power Electronics, vol. 23, no. 3, pp. 15651573, 2008.

[8]

S. Busquets-Monge, D. Boroyevich, R. Burgos, and Z. Chen, "Performance analysis and
design optimization of a self-powered gate-driver supply circuit," in 2010 IEEE
International Symposium on Industrial Electronics, 2010, pp. 979-985.

[9]

F. Zhang, X. Yang, Y. Ren, L. Feng, W. Chen, and Y. Pei, "A Hybrid Active Gate Drive
for Switching Loss Reduction and Voltage Balancing of Series-Connected IGBTs," IEEE
Transactions on Power Electronics, vol. 32, no. 10, pp. 7469-7481, 2017.

[10] L. Shu, J. Zhang, F. Peng, and Z. Chen, "Active Current Source IGBT Gate Drive With
Closed-Loop di/dt and dv/dt Control," IEEE Transactions on Power Electronics, vol. 32,
no. 5, pp. 3787-3796, 2017.
[11] G. Busatto, B. Cascone, L. Fratelli, and A. Luciano, "Series connection of IGBTs in hardswitching applications," in Conference Record of 1998 IEEE Industry Applications
Conference. Thirty-Third IAS Annual Meeting (Cat. No.98CH36242), 1998, vol. 2, pp.
825-830 vol.2.
[12] B. Ju Won, Y. Dong-Wook, and K. Heung-Geun, "High-voltage switch using seriesconnected IGBTs with simple auxiliary circuit," IEEE Transactions on Industry
Applications, vol. 37, no. 6, pp. 1832-1839, 2001.
158

[13] H. Wang, A. Q. Huang, and F. Wang, "Development of a Scalable Power Semiconductor
Switch (SPSS)," IEEE Transactions on Power Electronics, vol. 22, no. 2, pp. 364-373,
2007.
[14] S. Microelectronics, "How to Fine Tune Your SiC MOSFET Gate Driver to Minimize
Losses," Available: www.st.com
[15] T. Instruments, "Fundamentals of MOSFET and IGBT Gate Driver Circuits," Available:
www.ti.com
[16] M. Hermwille, "Gate Resistor - Principles and Applications," Available:
www.semikron.com

159

CHAPTER 7
TESTING RESULTS OF THE MV-UCSC PROTOTYPE
7.1

Experimental Setup for the MV-UCSC Prototype
The MV-UCSC prototype was tested with direct connection to the medium-voltage (MV)

grid available at NCREPT under different operating conditions. The various test configurations
are described in Appendix A. The first test consisted of evaluating the start-up procedure at ±12
kV dc bus voltage. Then, two MV load tests were carried out. The first test has an 11-level MVUCSC connected to a 1.8 kVLL ac grid that was formed using a 480V-13.8kV/4.16kV threephase transformer with the 4.16 kV tap energized with 208 V LL on the 480VLL side. The second
test has a reconfigured 5-level MV-UCSC connected to a 4.16 kV LL ac grid; the 4.16 kV tap of
the transformer was used.
A single phase is loaded with a power factor of approximately 1.0 using the 750 kW
resistive load bank in both tests. The other phases carry no current. Lastly, the efficacy of the
voltage-balancing circuit with the 3.3 kV switching position was verified by carrying out a test
when connected to a 480 VLL ac grid due to the limitation of the available instrumentation for
measuring signals with common-mode voltages higher than 2 kV.
There are three major operating modes in each test. Appendix B gives an overview of
these different modes (i.e., M2, M4, and M5). The first one is the idling/bucking mode (M2)
where the self-powered switching positions use their soft-start capability to provide power to the
switching positions while the MV-UCSC grid tie breaker is open. A 24 kV low-power supply
was built to perform this mode; using a variable ac input voltage the dc output can be ramped
from 0 V to 24 kV as needed by a particular test. The second one is the grid-connected mode
(M4) where the MV-UCSC maintains its dc-bus voltage by replenishing converter energy loss
160

using the grid. Lastly, the third one is the compensation mode (M5) where the MV-UCSC
compensates for the current imbalance and reactive power of the load.
7.2

Start-Up Using the Modular Switching Positions
The converter initially is completely discharged and disconnected from the grid by a 13.8

kV grid-tie breaker. The external 24 kV power supply is used to ramp the dc-bus voltage to its
nominal value of ±12 kV. While the dc-bus voltage increases, the soft-start functionality of the
switching positions is initiated; that is, mode M2. The start-up scheme used by the modular
stackable switching positions was outlined in Chapters 4 and 5 [1]. In this scheme, the auxiliary
switch within the self-powered gate drive circuit is used to form a buck converter equivalent
which allows the switching position to power itself at any voltage up to the nominal OFF-state
voltage. The auxiliary PWMs used during the start-up procedure are synced between the
submodules of the converter. With the start-up circuit enabled the resulting currents are shown in
Figure 7-1 in red. The dc-bus voltages, a resonant inductor current from one of the switching
positions, and the voltage of flying capacitor C6 are all shown in Figure 7-2. With each
switching position consuming essentially the same power, this modulation maintains the balance
between the flying capacitor voltages during the start-up period while providing power to the
switching positions at below the nominal dc-bus voltage. The voltage of capacitor C6
has small ripple around 14.4 kV which matches the predicted voltage of [24 kV/(11-1)*6 = 14.4
kV] for this capacitor. The square-wave voltage ripple and voltage spikes shown in Figure 7-2
are exaggerated due to the configuration and type of probe (Tektronix ® P6015A) used to measure
these voltages.
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7.3

Testing of the MV-UCSC with 11-Levels and 1.8 kV AC Grid
During this test, the MV-UCSC is configured with 11-levels (20 switching positions per

phase) and a dc-bus voltage of ±2.9 kV. Figure 7-3 displays the load currents where phase A is

𝐶𝑃

𝑁

𝐶2

𝐶9

𝐶1

𝑃𝐻

𝐶𝑁

Figure 7-1. MV-UCSC start-up current paths.

Figure 7-2. DC-bus voltages, resonant inductor current, and flying capacitor voltage during the
start-up interval of the 11-level MV-UCSC at ±12 kV bus.
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Figure 7-3. Three-phase unbalanced load currents; only phase A has a load.
loaded with approximately 10 Arms and the other two phases carry no current. This current
imbalance results in a negative- and zero-sequence current magnitudes of 3.3 A (after applying
Clarke’s transformation).
The MV-UCSC output currents are shown in Figure 7-4. From t = 0.00 s to t = 0.04 s, the
converter is in idle/bucking mode (M2) and the switching positions are performing the selfpowering bucking action described in Section 7.2.1 (M2). At t = 0.04 s, the grid-tie breaker
closes and the control algorithm stabilizes the various voltages in the MV-UCSC; that is, mode
M4.
At t = 0.13 s, the compensation for the load current imbalance starts; the beginning of
M5. The compensation current references are ramped from 0 to 100% over 0.05 s. At t = 0.32 s,
the grid-tie breaker opens and the converter switching positions go back to idle/bucking mode
M2.
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Figure 7-4. MV-UCSC experimental output currents with the 1.8 kV ac grid.
At t = 0.04 s, a small initial inrush current can be seen in the current, but then the currents
converge to nearly zero as the converter is only replenishing converter losses to maintain the dcbus voltage (during M4). At t = 0.13 s, the current in each phase of the converter begin to
increase as the compensation action ramps up (during M5). These currents then immediately
cease when the breaker opens at t = 0.32 s (returning to M2). These periods are indicated by
colored zones within Figure 7-4.
The substation currents given in Figure 7-5 experience similar behavior. The substation
currents separated by phase is presented in Figure 7-6. Starting at approximately t = 0.18 s, the
MV-UCSC has fully balanced the substation currents and maintains this operation until the
opening of the breaker at t = 0.32 s. The upstream negative- and zero-sequence current
components have been reduced from 3.3 A to negligible values. It is observed in Figure 7-5 that
the substation supplies unbalanced currents after disconnecting the MV-UCSC.
The positive and negative dc-bus rails are given in Figure 7-7 along with the voltage of
one of the flying capacitors in Figure 7-8. The dc bus has a ripple of ±50 V or 3.3%, which
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Figure 7-5. Experimental substation currents with the 1.8 kV ac grid.

for this reduced voltage level is within the 5% ripple expected at these current levels. The
voltage of the flying capacitor which is the closest to the dc bus is at a dc value of approximately
5.1 kV. This is close to the expected value of [5.8 kV/(11 – 1)*9 = 5.2 kV]. The ripple is ±200
Vpk-pk or ±5.1% which is close to the expected ripple of ±5% for the MV-UCSC with these
operating conditions [2].
The dc-bus voltages are effectively controlled by the MV-UCSC and the flying capacitor
voltage remains stable as well due to the self-balancing nature of the flying capacitor converter
[3].
Figure 7-9 contains the resonant inductor current for one of the switching positions (red
waveform) as well as 𝑉

, the voltage of the self-powered gate driver output capacitor (blue

waveform). This bucking action occurs at a frequency of 0.8 kHz, but the main power switching
frequency is 10 kHz, which causes the difference in the resonant inductor peak currents between
Idle/Bucking (M2) and Run/Grid-Connected modes (M4 and M5). It can be seen that the voltage
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Figure 7-6. Experimental substation currents separated by phase with the 1.8 kV ac grid.
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Figure 7-7. MV-UCSC experimental dc-bus capacitance voltages with the 1.8 kV ac grid.

Figure 7-8. MV-UCSC experimental flying capacitor voltage with the 1.8 kV ac grid.
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Figure 7-9. Experimental resonant inductor current and output capacitor voltage within the
self-powered circuit with the 1.8 kV ac grid.

𝑉

remains constant at around 24 V, and thus, the switching positions are effectively powering

themselves.
7.4

Testing of the MV-UCSC with 5-Levels and 4.16 kV AC Grid
For this test, the MV-UCSC is configured with 5-levels (8 switching positions per phase)

and a dc-bus voltage of ±5.05 kV. This results in an effective voltage of 2.5 kV across each
switching position. Phase A is loaded with approximately 14 A and the other two phases have no
current as can be seen in Figure 7-10. This results in negative- and zero-sequence references that
are ramped from 0 to 100% over 0.05 s. At t = 0.30 s, the grid-tie breaker opens and
the converter switching positions go back to idle/bucking mode (M2).
At t = 0.04 s, small initial inrush currents flow but these currents converge to nearly zero
as the converter is only maintaining the dc-bus voltage (M4). At t = 0.20 s, the current in each
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Figure 7-10. Experimental unbalanced load currents with the 4.16 kV ac grid.
phase of the converter begins to increase as the compensation action ramps up (M5). These
current then immediately cease when the breaker opens at t = 0.30 s and the MV-UCSC returns
to M2. These periods are indicated by the colored zones within Figure 7-11. The performance is
very similar to what was expected from the simulations.
Similar behavior takes place in the substation currents given in Figure 7-12. Starting at
approximately t = 0.20 s, the MV-UCSC has fully balanced the substation currents and maintains
this until the opening of the breaker at t = 0.30 s. The upstream negative- and zero-sequence
current components are reduced from 4.6 A to negligible values during the compensation period
(M5). For comparison purposes, simulation results for this operating condition are included. The
experimental results match closely what was expected from the simulation results. The
experimental converter currents separated by phase is presented in Figure 7-13.
Relative to the 11-level, the THD of each converter current in the 4.16 kV ac grid is
much higher. This is partly due to the increase in voltage of each level (0.2 kV vs. 2.5 kV) and
partly due to the lower effective frequency (100 kHz at 11-levels vs. 40 kHz at 5-levels) [4].
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The positive and negative dc-bus rails are given in Figure 7-14 along with the voltage of
one of the Figure 7-15. The voltage ripple is ±115 Vpk-pk or 2.3% which is near the predicted
±110 V. The voltage of the flying capacitor nearest to the dc-bus is at a dc value of
approximately 7.75 kV which is close to the expected value of [10.5 kV/(11 – 1)*9 = 7.8 kV].
The voltage ripple is ±250 Vpk-pk or ±3.2 % which is under the designed ripple value of ±5% for

(a)

(b)
Figure 7-11. MV-UCSC experimental (a) and simulation (b) output currents with the 4.16 kV
ac grid.
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the MV-UCSC. The dc-bus voltages are effectively controlled by the MV-UCSC and the flying
capacitor voltage remains stable as well. Figure 7-16 has the resonant inductor current for one of
the switching positions.
Due to measurement limitation at these large common-mode voltages (± 5 kV), the

(a)

(b)
Figure 7-12. Simulation (a) and experimental (b) substation currents with the 4.16 kV ac grid.
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Figure 7-13. Experimental substation currents separated by phase with the 4.16 kV ac grid.
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Figure 7-14. MV-UCSC experimental dc-bus capacitance voltages with the 4.16 kV ac grid.

Figure 7-15. MV-UCSC experimental flying capacitor voltage with the 4.16 kV ac grid.
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ability to measure 𝑉

with acceptable efficacy is not possible, so this voltage is not included

here as it was with the ± 1 kV grid experimental results above. As with the previous test, the
bucking frequency is 0.8 kHz and the main power switching frequency is 10 kHz.
7.5

Performance of the Voltage Balancing Circuit within the 3.3 kV Switching Position
The voltage of the top voltage-balancing capacitor, 𝑉 from the voltage-balancing circuit

within the modular stackable switching positions with the resonant inductor current as context
are given in Figure 7-17 [1]. These measurements were not possible at the 1.8 kV ac grid test or
the 4.16 kV ac grid test due to the high common-mode voltage, so this measurement was
performed with a dc-bus voltage of ±1 kV and an ac grid of 480 V. The voltage-balancing
capacitor voltage remains at 100 V. For a 11-level flying capacitor converter with a ±1 kV bus
each switching position should have a voltage around ½ of the submodule voltage or [2 kV/(11 –
1)/2 = 100 V] which matches the experimental value from Figure 7-17.

Figure 7-16. Experiment resonant inductor current with the 4.16 kV ac grid.
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Figure 7-17. Experimental resonant inductor current and voltage-balancing capacitor voltage
at a dc-bus voltage ±1 kV.
7.6
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CHAPTER 8
CONCLUSIONS AND RECOMMENDATIONS FOR FUTURE WORK
8.1

Conclusions
This dissertation addressed the issue of unbalanced currents in distribution systems due to

load imbalances. It is anticipated that the increasing penetration rates of distributed generation,
particularly residential single-phase PV arrays, will exacerbate this issue. To this end, several
shunt-connected active and passive compensators were first analyzed eliminating those solutions
not capable of compensating for unbalanced currents in distribution systems. The final topology
was one connecting directly to medium voltages and based on the NPC arrangement (i.e., a fourwire system). This solution was referred to as the Medium-Voltage Unbalanced Current Static
Compensator (MV-UCSC). The system-level functionality of the MV-UCSC when placed in a
distribution system was explored along with its effect on the existing regulating equipment at
distribution substations [1]. Furthermore, two other functions were added to the MV-UCSC;
namely, (a) reactive power injection to optimize the compensation provide by shunt capacitor
banks, and (b) harmonic minimization. These functions demonstrate the flexibility of the
proposed MV-UCSC.
Subsequent research activities focused to the equipment level from the system level. That
is, the design, simulation, and construction of the 13.8 kV eleven-level MV-UCSC prototype
based on 3.3 kV modular switching positions were presented. The main issues associated with
multilevel converters were identified. Specifically, isolation on the order of 12 kV for the a 13.8
kV distribution system, dv/dt on the order of 100 kV/µs, common-mode voltage as well as
creepage distance/clearance requirements. The research work then focused on the switching
positions that are used in the MV-UCSC prototype [2].
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The 3.3 kV modular stackable switching position consisted of two 1.7 kV SiC MOSFETs
connected in series to address the prohibitive cost to the researchers of the 3.3 kV SiC halfbridge power modules. This also provided a potential solution to equipment manufacturers who
want to utilize higher-voltage switching positions but cannot accept the supply-chain risk of
using higher-voltage SiC semiconductor devices that suffer from low availability and lack of
secondary distributors.
The modularity of the switching positions was provided using voltage-balancing and selfpowered circuitry. This potentially allows for the arbitrary stacking of “n” number of switching
positions in series as well as eliminating voltage isolation problems of the gate-driver power
supply.
To accomplish this the following contributions were made [2]:


Improvements were made to voltage-balancing circuit to make it suitable for halfbridge operation.



A new quantitative methodology for choosing component values for the voltagebalancing circuit was developed.



A self-power circuit was reconfigured to allow for self-powering of the switching
position at any voltage which provides a soft-starting mechanism.



Additionally, a novel variant of this 3.3 kV switching position developed as a
recombination of the existing circuits was evaluated [3].



Lastly, medium-voltage test results of the MV-UCSC prototype as a grid-connected
current compensator utilizing the 3.3 kV modular stackable switching positions were
presented (Chapter 7). To accomplish this the following contributions were made:

In addition, the author had to perform the following:
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A new start-up routine was developed that leverages the soft-start capabilities of the
self-powered circuitry to pre-charge the voltage-balancing circuitry and enable halfbridge operation of the modular stackable switching positions.



Custom ride-through, voltage-regulating, and fault handling functions of the
switching positions were created to make them more robust and reliable for use in
converter.



An 11-level three-phase neutral-point-clamped flying capacitor converter was
designed, built, and tested with direct connection to a medium-voltage grid. To the
author’s knowledge, experimental results of a flying capacitor converter at mediumvoltage with a high number of levels or grid-connected had not yet been shown in
literature.

While working towards the objectives of this dissertation, the following conclusions were
drawn:


The MV-UCSC is capable of negative- and zero-sequence current component
compensation as well as reactive power and harmonic current compensation.



The MV-UCSC has other secondary features as a shunt connected compensator
including inter-feeder current sharing from back-to-back connection, STATCOM
functionality in the event a feeder is operating as a microgrid, and can also be used in
conjunction with energy storage to provide peak-shaving or ride-through capability.



The MV-UCSC installed at a substation can have a positive effect on the number of
operations experienced by voltage regulators and power-factor correction capacitor
banks. However, these pieces of equipment might need a coordination study in some
configurations to ensure this benefit.
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The developed 3.3 kV modular stackable switching positions can balance the voltage
among series connected power semiconductor devices and can provide power for
themselves by utilizing the voltage across the switching position in the OFF-state.
This eliminates the need for an external power supply and the associated parasitic
common-mode currents and isolation requirements.



A variation of the modular stackable switching position that provides power to itself
by utilizing energy that would normally be lost in the voltage-balancing circuitry was
also shown to be able to balance the voltage across series connected devices in
addition to provide power to itself by utilizing energy that would normally be lost by
the voltage-balancing circuitry.



The use of an 11-level flying capacitor converter utilizing these 3.3 kV modular
switching positions for direct connection to medium-voltage distribution feeders is a
viable solution for the MV-UCSC. Testing of the MV-UCSC prototype confirmed its
ability to compensate for unbalanced load currents and present a balanced load
upstream from the point of installation.

8.2

Recommendations for Future Work
There are several future research thrusts that are broached by the work within this

dissertation. Many of these lie within the context of the MV-UCSC as a future product. Within
this context are reliability, application, and efficiency. Below are several recommendations
within each of these categories.
8.2.1

Reliability


The flying capacitor topology does not have the same obvious redundancies that exist
for other multilevel converters like the MMC and the Cascaded Multilevel converter
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[4]. The redundancy available to the MMC means a submodule failure can be easily
shorted out and maybe even replaced during operation which allows the converter to
continue functioning. However, further work is required to find internal fault
recovery options for the flying capacitor converter.


The MV-UCSC installed at a 13.8 kV distribution level must meet the basic
insulation level (BIL) of a 95 kV pulse, such as those experienced from lightning
strikes [5]. Determining a commercially viable protection scheme for the converter
would be of great value.



The designed modular stackable switching positions were all analyzed based the
assumption that no switch fails. Determining how to recover from a failure when
considering the use of these switching positions is not obvious [6, 7]. This adds
another dimension to any converter fault analysis.



Due to the high voltages and high dv/dt’s in the MV-UCSC, the use of passive
cooling and ungrounded heatsinks were employed. For higher power levels passive
cooling becomes ineffective. Establishing a forced liquid cooling method like heat
pipes that can be used in applications like the MV-UCSC would be very useful.

8.2.2

Applications


The flying capacitor converter designed in this work is used as a current
compensation tool, but as mentioned earlier most voltage-source converters have the
potential to be adapted to an energy storage front-end or act as dc sources [8].
Expanding the applicability of the presented solution will contribute towards adoption
by manufacturers and utilities.
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The number of capacitor links within the flying capacitor converter immediately lend
themselves to dc sources, however, it is not obvious if this is feasible. It is important
to maintain balance between the capacitors and voltage isolation may also hinder this
type of use.



The flying capacitor cannot maintain self-balance at lower power factors, and thus
there may exist an operating point required of the MV-UCSC that may not be suitable
[9]. Determining a solution for operating the flying capacitor converter at lower
power factors could expand the operating range of the MV-UCSC.



The self-powered solution for the switching positions presented in this paper is
effective for this application but may not work under other operating conditions. The
start-up mechanism needs to be tailored to the topology in which the switching
position is installed. Further analysis can be applied to this self-powered circuit to
determine the effects of converter switching dead-time and circulating currents on its
operation.



If the self-powering solution is to be used with other modulation strategies aside from
the phase-shifted pulse-width modulation (PSPWM) used in this work, the effect on
the self-powered circuitry needs to be evaluated [9].

8.2.3

Efficiency


Most multilevel converter structures are hard-switched topologies. The use of SiC
devices can reduce the switching energy, but converter energy efficiency is still
relatively low compared to soft-switched topologies. The auxiliary resonant
commutated pole (ARCP) variation on the flying capacitor converter provide the
ability to soft-switch the flying capacitor converter but requires the use of high181

voltage semiconductors [7]. The development of new soft-switching variations of
multilevel converters would be of high value.


Efficiency of converter volume is a concern. Some applications may be lost if the
converter topology requires too large of a volume. The flying capacitor converter has
the advantage that its required energy storage reduces with the switching frequency
which can allow for significant reductions in size. Though, it is more difficult to take
advantage of this volume reduction due to the lack of true modularity of the flying
capacitor cells. A more modular design of the flying capacitor converter could
enhance its application.



Volume reductions can also be accomplished at the switching position level by taking
advantage of the elimination of the gate driver power supply enabled by the selfpowered circuitry within the modular stackable switching position. With its relatively
low power requirements, the self-powered circuitry could be combined within a
power module with the power semiconductor or consolidated within a single
integrated circuit.



At the switching position level, the self-powering mechanism may be improved.
Though the stored energy is resonated at turn- ON of the switch, efficiency of the selfpowered circuit is capped at 50% due to the non-resonant charging of the selfpowered circuit at turn-OFF. This can be disregarded when small amounts of power
are required but can cause PCB- and system-level thermal management problems if a
larger amount of power is required.

8.3
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APPENDICES
APPENDIX A
TESTING SETUP FOR THE MV-UCSC PROTOTYPE
A.1

Introduction
The MV-UCSC was tested at the National Center for Reliable Electric Power

Transmission (NCREPT) because of its medium-voltage capabilities. This Appendix goes over
the setup used at this facility to test the MV-UCSC.
A.2

Test Setup
There are three major setups used depending on the ac grid voltage levels used in the

tests. These are 1) 208 Vac & 480 Vac, 2) 1.8 kVac & 6 kVac, and 3) 4.16 Vac & 13.8 Vac.
A.2.1 208 V & 480 V AC Grids
The test setup for ac grid voltages below 480 V is shown in Figure A-1. The pre-charge
for the dc bus is performed using a 208 V variac that is attached through an external filter reactor
to the terminals of circuit breaker (CB) F18. This CB is closed provides continuity to T6 which
supplies a three-phase voltage to a diode-bridge rectifier. This allows the dc bus to be ramped
from 0 V to the required nominal bus voltage.
The grid is formed either directly by a 208 V or 480 V source, or through a 0-560 V
variac. This grid is connected to the MV-UCSC cabinet from the terminals at the back of CB
MV13. This current is then routed back to the same CB cabinet to the terminal of T4. The MV-
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Figure A-1. Test setup for ≤ 480 V ac grid.
UCSC uses this to sense the load current flowing through T4 to the 750 kW load bank
that is installed at the terminals of CB F15. The output of the MV-UCSC are routed to CB MV14
(spare). This CB is controlled directly by the MV-UCSC controller to connect to the grid.
A.2.2 1.8 kV & 6 kV AC Grids
These connections are demonstrated in Figure A-2. A grid is formed in this configuration
by first routing the 480 V from the bus HP1 through an external 225 kVA 480∆/208Y V
transformer to produce 208 V. This 208 V is routed to CB F16 that is then closed to connect to
CB MV13 through T5. With T5 at the 480∆/4160Y V tap, an ac grid voltage of 1.8 kV is
produced at the CB MV2 bus when CB MV13 is closed. Using the 480∆/13800Y V tap for T5
results in an ac grid of 6 kV. The converter connection remains the same as in Section A.2.1.
However, the dc bus pre-charge variac must be changed to a 0 – 560 V variac.
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Figure A-2. Test setup for 1800 V & 6000 V ac grid.

A.2.1 4.16 kV & 13.8 kV AC Grids
The grid here is derived directly from the available mains at NCREPT as shown in Figure
A-3. CBs F5, F12, MV3, MV8 and MV13 are closed. To form the 4.16 kV and 13.8 kV at the
CB MV2 bus the taps for the transformers can be changed accordingly. The converter connection
remains the same as in Section A.2.1. Again, the dc bus pre-charge variac must be changed to a 0
– 560 V variac.
A.3

Communication and Control
Mode control of the converter is accomplished through isolated RS-232 communication

protocols. Figure A-4 shows the serial interface that is used to communicate with the DSP on the
control board. This communication is performed over fiber optic USB to isolate the laptop from
the system. The baud rate expected by the DSP is 9600. An externally powered USB hub
provides additional power for the converter-side fiberoptic receiver.
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Figure A-3. Test setup for 4160 V & 13800 V ac grid.

Figure A-4. Serial Interface from laptop to the DSP.

A.4

Test Procedure
Testing of the MV-UCSC consists of three parts: start-up procedure, steady-state

operation, and shutdown procedure.
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A.4.1 DSP Modes of Operation
The use of 5 different operating modes are used to encompass these three separate parts;
that is:


Mode 1 – None of the PWM are enabled. This is essentially a faulted mode where the
converter has been shut-off completely to prevent further damage or faults.



Mode 2 – The auxiliary/bucking PWM signals are enabled to power the switching
position at low voltage as the dc bus is ramped.



Mode 3 – This is a transitional mode. This disables the auxiliary/bucking PWM
signals and enables the main PWM signals in accordance with the timing required by
the CB behavior. At the end of this mode the converter is grid connected.



Mode 4 – This mode switches from the currents predicted by the virtual filter plant to
the actual measured currents. The dc bus is then maintained by regular converter
operation. No compensation is performed.



Mode 5 – This mode modifies the current references for the converter phases to
compensate for the substation current imbalances as well as the reactive current. This
reference can be further modified to compensate for harmonics or to provide real
power if energy storage was available within the MV-UCSC.

A.4.2 Start-up Procedure
Upon turn-on of the control module the converter begins acquiring the necessary signals
and ADC measurements while priming the FLL/PLL and PR controllers using the virtual filter
plant. CB MV14 (spare) remains open and the DSP continuously sends an active-high open
signal to the CB. With the open-loop control of the start-up bucking action within the self-power
circuit enabled (Mode 2), the variac and diode bridge are used to ramp the dc bus from 0 V to the
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required nominal voltage. Once at the nominal voltage, the converter is remains in the startup/bucking mode for 90 seconds to charge the ride-through supercapacitors aboard each of the
switching positions.
A.4.3 Steady-State Operation
Once ready to connect to the grid a value of 3 (unsigned integer) is sent to the DSP to
change the operating mode to Mode 3. The DSP then automatically enter Mode 4 once the CB
MV14 has successfully closed. The converter remains in Mode 4 for the preprogrammed amount
of time. With the dc-bus voltage controlled and the converter successfully maintaining
connection to the grid the DSP then automatically enters Mode 5 for a preprogrammed amount
of time. Infinite operation in Mode 5 can also be chosen by a simple switch variable that
bypasses the Mode 5 timeout.
A.4.4 Shutdown Procedure
If any of the switching positions send a fault signal or an overvoltage, undervoltage, or
overcurrent condition occurs then the converter will enter Mode 1 and the signal to open CB
MV14 (spare) is sent and then the converter dc bus voltage can be quickly reduce with a highvoltage contactor and energy resistors. Otherwise, at the end of Mode 5 the converter will then
revert back to Mode 2 and the dc-bus voltage will naturally decay as the switching positions
dissipate the energy stored within the dc-bus and flying capacitors.
A.5

Referenced Equipment
Photos of the equipment setup are shown below. The 0-560 V variac is in Figure A-5.

The connections made within the CB MV13 cabinet are shown in Figure A-6. The connections
within the CB MV14 (spare) cabinet are in Figure A-7. Figure A-8 illustrates are the connections
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within the CB MV11 cabinet. The CB F15 cabinet and its connections are in Figure A-9. The
connections within the CB F18 cabinet are shown in Figure A-10. The Variable-Voltage
Variable-Frequency Drive (3VF) cabinet where the variac connection are made is in Figure
A-11. The connections within the CB F16 Cabinet are shown in Figure A-12.
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Figure A-5. 0-560 V variac.
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Figure A-6. CB MV13 cabinet.
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Figure A-7. CB MV14 cabinet.

193

Figure A-8. CB MV11 cabinet.

194

Figure A-9. CB F15 cabinet.

195

Figure A-10. CB F18 cabinet.

196

Figure A-11. The 3VF cabinet.
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Figure A-12. CB F16 Cabinet.
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A.6

Instrumentation Used for MV-UCSC Testing
The instrumentation used for this dissertation is presented in Table A-1. The table

presents the type of probe, the manufacturer, the relevant ratings, and the purpose of its use.
Table A-1. Instrumentation used for this dissertation
Type

Manufacturer

Rating

THDP01001

Tektronix

6 kV differential,
2.3 kV common

A6222

Tektronix

70 A

TCPA3003

Tektronix

n/a

TPA-BNC3

Tektronix

n/a

P6015A1

Tektronix

20 kV

TCP312A2

Tektronix

30 A

P52001

Tektronix

1.3 kV differential,
1 kV common

TPP08501

Tektronix

1000 Vrms, 2.5 Vpk

PP-1501

Hantek

600 V

1

Voltage Probe
Current Probe
3
Probe Utility
2
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Purpose
Flying capacitors
voltages, self-power
gate driver capacitor
voltages
Grid and MV-UCSC
Currents
Current Sensing
Amplifier
Adaptor for probes
Use 2 to differentially
measure high commonmode voltage signals
Self-Power Resonant
Inductor currents
PLC signal voltages
Drain-to-source
voltages
DC-bus capacitor
voltages, Embedded
system signals

APPENDIX B
EMBEDDED SYSTEM CODE
B.1

Introduction
The use of a digital signal processor (DSP) and two field programmable gate arrays

(FPGA) was required for control of the MV-UCSC. Below is an overview of the code that was
used to control the prototype. C-code was used for the DSP programming and VHDL was used
for the FPGA programming.
B.2

The Digital Signal Processor (DSP)

B.2.1 Interrupt service routines
Within the interrupt service routine (ISR) responsible for the primary control of the
converter is the below code. This interrupt in the DSP is triggered externally by the PWM
modules on the FPGA. First, all of the signals measured by the analog to digital converter read
into the ADC structure.

261
262
263
264
265
266
267
268
269
270
271
272
273

// ADC Ports for UCSC Cabinet 1.00955
ADC.Iainv = CurrentMax*((float)(AdcbResultRegs.ADCRESULT4) - 2038.0f)/2048.0f;
ADC.Ibinv = CurrentMax*((float)(AdcbResultRegs.ADCRESULT2) - 2044.0f)/2048.0f;
ADC.Icinv = CurrentMax*((float)(AdcbResultRegs.ADCRESULT3) - 2045.0f)/2048.0f;
ADC.IaL = CurrentMax*((float)AdccResultRegs.ADCRESULT3 - 2044.0f)/2048.0f;
ADC.IbL = CurrentMax*((float)AdccResultRegs.ADCRESULT2 - 2042.0f)/2048.0f;
ADC.IcL = CurrentMax*((float)AdcaResultRegs.ADCRESULT5 - 2045.0f)/2048.0f;
ADC.Va = ((float)(AdcdResultRegs.ADCRESULT1) - 2050.0f)/2048.0f;
ADC.Vb = ((float)(AdcdResultRegs.ADCRESULT0) - 2043.0f)/2048.0f;
ADC.Vc = ((float)(AdcbResultRegs.ADCRESULT5) - 2049.0f)/2048.0f;
ADC.VbusP = BusVoltageMax*((float)(AdcbResultRegs.ADCRESULT0))/4096.0f;
ADC.VbusN = BusVoltageMax*((float)(AdcbResultRegs.ADCRESULT1))/4096.0f;
ADC.Vbus = ADC.VbusP + ADC.VbusN;

Figure B-1. Reading the ADC data.
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275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294

Filt_Va.x[0] = ADC.Va;
Inv_SPTF_FUNC(&Filt_Va);
Filt_Vb.x[0] = ADC.Vb;
Inv_SPTF_FUNC(&Filt_Vb);
Filt_Vc.x[0] = ADC.Vc;
Inv_SPTF_FUNC(&Filt_Vc);
Filt_Vbus.x[0] = ADC.Vbus;
Inv_SPTF_FUNC(&Filt_Vbus);
Filt_IaL.x[0] = ADC.IaL;
Inv_SPTF_FUNC(&Filt_IaL);
Filt_IbL.x[0] = ADC.IbL;
Inv_SPTF_FUNC(&Filt_IbL);
Filt_IcL.x[0] = ADC.IcL;
Inv_SPTF_FUNC(&Filt_IcL);
Filt_IaINV.x[0] = ADC.Iainv;
Inv_SPTF_FUNC(&Filt_IaINV);
Filt_IbINV.x[0] = ADC.Ibinv;
Inv_SPTF_FUNC(&Filt_IbINV);
Filt_IcINV.x[0] = ADC.Icinv;
Inv_SPTF_FUNC(&Filt_IcINV);

Figure B-2. Inverse function calls to remove phase delays.
296 PP_receive();

Figure B-3. Parallel port function call.
Inverse functions are used to remove the phase delays from external filtering on the
DSP’s ADC signals. Any signals needed from the FPGA are received using a custom parallel
port function.
The phase-lock-loop algorithm is run using the three phases voltages. Grid-frequency
based variables used for tuning the controller are generated.
A sine-wave analyzer function from Texas Instruments’ (TI’s) solar application library
was used to calculate the RMS of the grid voltage.
298
299
300
301
302
303
304

//----------------------- PLL -------------------------//
SOGI_PLL_FUNC(&VgPLL, Filt_Va.y[0], Filt_Vb.y[0], Filt_Vc.y[0]);
temp = VgPLL.w[0]/MEASUREFREQ;
K_wTs = 2*cosf(temp);
K_2wTs = 2*cosf(2*temp);
K_wTsSIN = sinf(temp)/(2*VgPLL.w[0]);

Figure B-4. Phase-Lock Loop function call.
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306
307
308
309
310

//--------- Sine-Wave Analyzer (Used for RMS) ----------//
sineanalyzer_diff1.Vin = VgPLL.Va*GridVoltageMax;
SINEANALYZER_DIFF_F_FUNC(&sineanalyzer_diff1);
if(sineanalyzer_diff1.Vrms < 5.0){sineanalyzer_diff1.Vrms = 5.0;}

Figure B-5. Sine-wave RMS function call.
312
313
314
315
316
317
318
319
320

//--------- The normalized pos. seq. voltages ----------//
temp = 0.91743*sqrtf((VgPLL.Va*VgPLL.Va + VgPLL.Vb*VgPLL.Vb + VgPLL.Vc*VgPLL.Vc)/1.5);
if(temp > 2.0){temp = 2.0;} // saturation block
if(temp < 0.001){temp = 0.001;} // avoid dividing by zero
Filter1_FUNC(&FIL1_w_NORM, K_wTs, K_2wTs, temp, &Vpos_norm_den);
Vpos_norm_a= VgPLL.Va/Vpos_norm_den;
Vpos_norm_b= VgPLL.Vb/Vpos_norm_den;
Vpos_norm_c= VgPLL.Vc/Vpos_norm_den;

Figure B-6. Normalized voltage vector generation.
The normalized positive sequence phase voltage vectors are created from the voltage
measurements.
Filtering of the bus voltages and load power is performed for better performance by the
proportional-integrator (PI) controllers and the proportional-resonant (PR) controllers.
The virtual plant is run continuously to prime the PI and PR controllers for gridconnection when needed.
322
323
324
325
326
327
328
329
330
331
332
333
334
335

//-------------------- Filtering ----------------------//
Filter1_FUNC(&FIL1_w_Bus, K_wTs, K_2wTs, Filt_Vbus.y[0], &temp);
filtereddcbus = temp;
PI_Vbus.term.Ref = dcbusval;
PI_Vbus.term.Fbk = filtereddcbus;
Filter1_FUNC(&FIL1_w_VbusN, K_wTs, K_2wTs, ADC.VbusN, &temp);
PI_Vbus_NP.term.Ref = filtereddcbus*0.5;
PI_Vbus_NP.term.Fbk = temp;
temp = Vpos_norm_a*Filt_IaL.y[0] + Vpos_norm_b*Filt_IbL.y[0] + Vpos_norm_c*Filt_IcL.y[0];
Filter1_FUNC(&FIL1_w_Power, K_wTs, K_2wTs, temp, &LoadPower);

Figure B-7. Dc-bus measurement filtering.
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337
338
339
340
341
342
343
344

//---------------- Run plant for idle mode -------------//
Lfil_plant_a.x = (COMP1.ya + Filt_Va.y[0]*GridVoltageMax);
singlepole_TF_FUNC(&Lfil_plant_a);
Lfil_plant_b.x = (COMP1.yb + Filt_Vb.y[0]*GridVoltageMax);
singlepole_TF_FUNC(&Lfil_plant_b);
Lfil_plant_c.x = (COMP1.yc + Filt_Vc.y[0]*GridVoltageMax);
singlepole_TF_FUNC(&Lfil_plant_c);

Figure B-8. Virtual plant function call.
362
363
364
365
366
367
368
369
370
371
372
373

if(filtereddcbus > 25000.0)
{ // Check if there is an overvoltage on the dc bus
State_Ptr = &M1;
overvoltage_flag = 1;
deletethis = PI_Vbus.term.Out*((Filt_Vbus.y[0]/2.0)/3.0/sineanalyzer_diff1.Vrms);
}
if ( (ADC.Iainv > 20.0) || (ADC.Iainv < -20.0) || (ADC.Ibinv > 20.0) ||
(ADC.Ibinv < -20.0) || (ADC.Icinv > 20.0) || (ADC.Icinv < -20.0) ) {
State_Ptr = &M1;
overcurrent_flag = 1;
deletethis = PI_Vbus.term.Out*((Filt_Vbus.y[0]/2.0)/3.0/sineanalyzer_diff1.Vrms);
}

Figure B-9. Overvoltage and overcurrent tripping.
The overvoltage and overcurrent trips force the controller into Mode 1 (M1) when the
either of these conditions occur.
The relevant Mode function is then run. Then data required by the FPGA is loaded into
the appropriate registers. The parallel port transmit function is then called and the data is sent to
the FPGA. The number of values that can be sent depends on the clock speed of the
communicating devices and the ISR period. Lastly, ISR maintenance is performed, clearing the
ADC interrupt flag and the peripheral interrupt flag.
375 (*State_Ptr)(); // perform the selected MODE function

Figure B-10. Mode function pointer call.
387
388
389
390
391

Reg[0]
Reg[1]
Reg[2]
Reg[3]
Reg[4]

=
=
=
=
=

(unsigned
(unsigned
(unsigned
(unsigned
(unsigned

int)((float)(PWMaux_TIMER_TBPRD*PWM.CMP_AUX));
int)(PWM_TIMER_TBPRD*PWM.CMP_A1);
int)(PWM_TIMER_TBPRD*PWM.CMP_B1);
int)(PWM_TIMER_TBPRD*PWM.CMP_C1);
int)(PWMaux_TIMER_TBPRD);

Figure B-11. Register loading.
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410 PP_transmit();
411
412 AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag
413 PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;

Figure B-12. Phase-Lock Loop function call.
Changing the modes is performed through a separate ISR that is triggered by the SCI port
on the DSP. When a mode change communication is received by the DSP this ISR is triggered
and the function pointer that changes the mode of operation is reassigned based on the desired
mode.
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450

interrupt void SCIA_isr()
{
command = SciaRegs.SCIRXBUF.all; // Read data
if (command == 1)
{
breakercount = 0;
State_Ptr = &M1;
}
if (command == 2)
{
breakercount = 0;
State_Ptr = &M2;
}
if (command == 3)
{
GpioDataRegs.GPBSET.bit.GPIO40 = 1; // send signal to close the breaker.
State_Ptr = &M3;
}
if (command == 4)
{
State_Ptr = &M5;
}
SciaRegs.SCIFFRX.bit.RXFFOVRCLR=1; // Clear Overflow flag
SciaRegs.SCIFFRX.bit.RXFFINTCLR=1; // Clear Interrupt flag
PieCtrlRegs.PIEACK.all|=0x100; // Issue PIE ack
}

Figure B-13. SCI Port ISR code.
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B.2.2 The Mode Functions
These functions run the code associated with the various modes as described in Appendix
A.
Mode 1:

86
87
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118



Disable the Main PWMs



Disable the Auxiliary PWMs



Open the gird-tie breaker



Set the converter current references to 0 A.



Load the current controller PR controller error



Run the current controller based on the virtual plant



Set the Auxiliary PWMs to an OFF value (slightly redundant)

void M1(void)
{
GpioDataRegs.GPACLEAR.bit.GPIO8 = 1;
GpioDataRegs.GPACLEAR.bit.GPIO11 = 1;
GpioDataRegs.GPBCLEAR.bit.GPIO40 = 1; // send signal to open the breakers.
// Set
Iref_a
Iref_b
Iref_c

the reference to zero for the virtual plant control
= 0.0;
= 0.0;
= 0.0;

cc_err_a = Iref_a - Lfil_plant_a.y[0];
cc_err_b = Iref_b - Lfil_plant_b.y[0];
cc_err_c = Iref_c - Lfil_plant_c.y[0];
CurrentControl();
// SET the PWMs to OFF (Active-Low)
PWM.CMP_AUX = 1.0;

}

Figure B-14. Mode 1 code.
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Mode 2:


Disable the Main PWMs



Open the grid-tie breaker



Set the converter current references to 0 A.



Load the current controller PR controller error



Run the current controller based on the virtual plant



Run the Look-Up Table (LUT) function to determine the Auxiliary PWM duty cycles
based on the voltage of the dc bus. Limit the outputs of this function to avoid useless
duty cycle values.

120
121
122
...
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154

void M2(void)
{
GpioDataRegs.GPACLEAR.bit.GPIO8 = 1;
GpioDataRegs.GPBCLEAR.bit.GPIO40 = 1; // send signal to open the breakers.
// Set
Iref_a
Iref_b
Iref_c

the reference to zero for the virtual plant control
= 0.0;
= 0.0;
= 0.0;

cc_err_a = Iref_a - Lfil_plant_a.y[0];
cc_err_b = Iref_b - Lfil_plant_b.y[0];
cc_err_c = Iref_c - Lfil_plant_c.y[0];
CurrentControl();
// Set the Aux PWM duty cycle
aux_duty_cycle_LUTcurve();
if (PWM.CMP_AUX > 1.0){PWM.CMP_AUX = 1.0;} // bounds protection
if (PWM.CMP_AUX < 0.0){PWM.CMP_AUX = 0.0;}
// Turn on the aux PWM
GpioDataRegs.GPASET.bit.GPIO11 = 1; // CBC TRIP 2 output to FPGA
}

Figure B-15. Mode 2 code.
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Enable the Auxiliary PWMs

Mode 3:
Upon transitioning to Mode 3, the signal to close the grid-tie breaker is sent.


Check the grid-connect time to determine if the breaker should be opened.



Set the converter current references to 0 A.



Load the current controller PR controller error



Run the current controller based on the virtual plant



Once the DSP senses that the “Breaker Open” signal goes low the DSP performs a
timing procedure to compensate for delay between breaker signals and physical
operation.



Run the Look-Up Table (LUT) function to determine the Auxiliary PWM duty cycles

156 void M3(void)
157 {
158
...
169 if (GpioDataRegs.GPBDAT.bit.GPIO40 && (breakercount2 < (unsigned long)
(grid_connect_time*MEASUREFREQ)))
170 {
171 breakercount2++;
172 }
173 else
174 {
175 GpioDataRegs.GPBCLEAR.bit.GPIO40 = 1;
176 breakercount2 = 0;
177 }
178
179
180 // Set the reference to zero for the virtual plant control
181 Iref_a = 0.0;
182 Iref_b = 0.0;
183 Iref_c = 0.0;
184
185
186 cc_err_a = Iref_a - Lfil_plant_a.y[0];
187 cc_err_b = Iref_b - Lfil_plant_b.y[0];
188 cc_err_c = Iref_c - Lfil_plant_c.y[0];

Figure B-16. Mode 3 code.
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189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237

CurrentControl();
if (GpioDataRegs.GPBDAT.bit.GPIO52)
{
GpioDataRegs.GPACLEAR.bit.GPIO8 = 1;
aux_duty_cycle_LUTcurve();
if (PWM.CMP_AUX > 1.0){PWM.CMP_AUX = 1.0;} // bounds protection
if (PWM.CMP_AUX < 0.0){PWM.CMP_AUX = 0.0;}
}
else
{
if (breakercount < (unsigned long)(0.0028*MEASUREFREQ))
{
GpioDataRegs.GPACLEAR.bit.GPIO8 = 1;
aux_duty_cycle_LUTcurve();
if (PWM.CMP_AUX > 1.0){PWM.CMP_AUX = 1.0;} // bounds protection
if (PWM.CMP_AUX < 0.0){PWM.CMP_AUX = 0.0;}
breakercount++;
}
else
{
if (breakercount < (unsigned long)(0.0038*MEASUREFREQ))
{
// Turn off the main PWM
GpioDataRegs.GPACLEAR.bit.GPIO8 = 1;
// Turn off the aux PWM
GpioDataRegs.GPACLEAR.bit.GPIO11 = 1;
breakercount++;
}
else
{
// Turn on the main PWM
GpioDataRegs.GPASET.bit.GPIO8 = 1; // CBC TRIP 1 output to FPGA
dcbusval = Filt_Vbus.y[0];
State_Ptr = &M4;
breakercount = 0; // reset breakercount counter variable.
}
}
} // after the time delays, allow the MAIN PWM to change.
}

Figure B-16. Mode 3 code (Continued).
Mode 4:


Check the grid-connect time to determine if the breaker should be opened.



Begin to ramp the dc bus reference if necessary.
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Enable the bus voltage controllers



Load the current controller PR controller error



Run the current controller based on the measured output current



After set time transition to Mode 5 or go back to Mode 2.

239 void M4(void)
240 {
241
...
250 if (GpioDataRegs.GPBDAT.bit.GPIO40 && (breakercount2 < (unsigned long)
(grid_connect_time*MEASUREFREQ)))
251 {
252 breakercount2++;
253 }
254 else
255 {
256 GpioDataRegs.GPBCLEAR.bit.GPIO40 = 1;
257 breakercount2 = 0;
258 }
259
260
261 if(dcbusval < dcbusref) // ramp the dc-bus reference to a higher value
262 {
263 dcbusval += 0.15; // 1 V/cycle = (0.005 ms ramp time)/(0.0001 s/cycle)
264 }
265
266 // Set the reference to maintain the dc bus voltage
267 // PI_cont_FUNC(&PI_Vbus);
268 PI_GRANDO_F_FUNC(&PI_Vbus);
269 PI_Vbus.term.Out *= (Filt_Vbus.y[0]/2.0)/3.0/sineanalyzer_diff1.Vrms/1.0;
270
271 Iref_a = (Curr_CMD_A + PI_Vbus.term.Out)*Vpos_norm_a;
272 Iref_b = (Curr_CMD_B + PI_Vbus.term.Out)*Vpos_norm_b;
273 Iref_c = (Curr_CMD_C + PI_Vbus.term.Out)*Vpos_norm_c;
274
275
276 // Run the neutral point voltage controller PI
277 PI_GRANDO_F_FUNC(&PI_Vbus_NP);
278 PI_Vbus_NP.term.Out /= 3.0;
279
280 // after the breaker closes switch the current controller error
281 // load the current controller error based on the actual current output
282 cc_err_a = Iref_a - Filt_IaINV.y[0];
283 cc_err_b = Iref_b - Filt_IbINV.y[0];
284 cc_err_c = Iref_c - Filt_IcINV.y[0];
285
286 CurrentControl();

Figure B-17. Mode 4 code.
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287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
...
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
349

if (breakercount < (unsigned long)(0.003*MEASUREFREQ))
{
breakercount++; // increment the counter variable
}
else
{
if(GpioDataRegs.GPBDAT.bit.GPIO59) // if the BreakerClosed signal is ON
{
// keep working as normal
breakercount++; // increment the counter variable
if(breakercount > (unsigned long)(maintain_mode_time*MEASUREFREQ))
{
State_Ptr = &M5;
}
}
else // if the BreakerClosed signal is OFF
{
if (breakercount3 < (unsigned long)(0.001*MEASUREFREQ))
{
// Turn off the main PWM
GpioDataRegs.GPACLEAR.bit.GPIO8 = 1;
// Turn off the aux PWM
GpioDataRegs.GPACLEAR.bit.GPIO11 = 1;
breakercount3++;
}
else
{
// To go back to idle mode after M4
State_Ptr = &M2;
// Turn off the main PWM
GpioDataRegs.GPACLEAR.bit.GPIO8 = 1;
// To go to M5 and do compensation
// State_Ptr = &M5;
// Clear the breakercount variables to reset the timing.
breakercount = 0;
breakercount3 = 0;
}
}
}
if(!GpioDataRegs.GPBDAT.bit.GPIO32)
{
fault_flag = 1; // Raise the fault flag
// Go back to MODE 1 where all PWM is OFF
State_Ptr = &M1;
}
undervoltage_flag = 1; // Raise the undervoltage flag

Figure B-17. Mode 4 code (Continued).
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346
347
348
350
351
352
353
354
355

if(ADC.Vbus < 5700.0)
{
// Go back to MODE 1 where all PWM is OFF
State_Ptr = &M1;
}
}

Figure B-17. Mode 4 code (Continued).
Mode 5:


Check the grid-connect time to determine if the breaker should be opened.



Continue to ramp the dc bus reference if necessary.



Run the bus voltage controllers



Ramp the current compensation reference



Load the current controller PR controller error



Run the current controller based on the measured output current



After set time transition to Mode 2 while compensating for breaker delays.

357 void M5(void)
358 {
359
...
368 if (GpioDataRegs.GPBDAT.bit.GPIO40 && breakercount2 < (unsigned long)
(grid_connect_time*MEASUREFREQ))
369 {
370 breakercount2++;
371 }
372 else
373 {
374 GpioDataRegs.GPBCLEAR.bit.GPIO40 = 1;
375 breakercount2 = 0;
376 }
377
378 if(dcbusval < dcbusref) // ramp the dc-bus reference to a higher value
379 {
380 dcbusval += 0.15; // ((s/cycle)/(ramp time))*(dcbusref - dcbusval(0))
381 }
382
383 if(k < 1.0){k += (1.0/(0.050*MEASUREFREQ));}
384

Figure B-18. Mode 5 code.
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385
386 PI_GRANDO_F_FUNC(&PI_Vbus);
387 PI_Vbus.term.Out *= (Filt_Vbus.y[0]/2.0)/3.0/sineanalyzer_diff1.Vrms/1.0;
388
389 Iref_a = (Curr_CMD_A + PI_Vbus.term.Out)*Vpos_norm_a +
(LoadPower/3.0*Vpos_norm_a - Filt_IaL.y[0])*k;
390 Iref_b = (Curr_CMD_B + PI_Vbus.term.Out)*Vpos_norm_b +
(LoadPower/3.0*Vpos_norm_b - Filt_IbL.y[0])*k;
391 Iref_c = (Curr_CMD_C + PI_Vbus.term.Out)*Vpos_norm_c +
(LoadPower/3.0*Vpos_norm_c - Filt_IcL.y[0])*k;
392
393 PI_GRANDO_F_FUNC(&PI_Vbus_NP);
394 PI_Vbus_NP.term.Out /= 3.0;
395
396 // after the breaker closes switch the current controller error
397 // load the current controller error based on the actual current output
398 cc_err_a = Iref_a - Filt_IaINV.y[0];
399 cc_err_b = Iref_b - Filt_IbINV.y[0];
400 cc_err_c = Iref_c - Filt_IcINV.y[0];
401
402 CurrentControl();
403
404 if(GpioDataRegs.GPBDAT.bit.GPIO59) // if the BreakerClosed signal is ON
405 {
406 // keep working as normal
407
408 }
409 else // if the BreakerClosed signal is OFF
410 {
411 if (breakercount3 < (unsigned long)(0.001*MEASUREFREQ))
412 {
413 // Turn off the main PWM
414 GpioDataRegs.GPACLEAR.bit.GPIO8 = 1; // CBC TRIP 1 output to FPGA
415 // Turn off the aux PWM
416 GpioDataRegs.GPACLEAR.bit.GPIO11 = 1; // CBC TRIP 2 output to FPGA
417
418 breakercount3++;
419 }
420 else
421 {
...
425
426 // To go back to idle mode after M4
427 State_Ptr = &M2;
428
429 // Turn off the main PWM
430 GpioDataRegs.GPACLEAR.bit.GPIO8 = 1; // CBC TRIP 1 output to FPGA
...
437 // Clear the breakercount variable to reset the timing.
438 breakercount = 0;
439 breakercount3 = 0;
440 k = 0.0;
441 }
442 }
443
444 if(!GpioDataRegs.GPBDAT.bit.GPIO32)
445 {
446 fault_flag = 1; // Raise the fault flag

Figure B-19. Mode 5 code (Continued).
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447
448
449
450
451
452
453
454
455
456
457
458
459

// Go back to MODE 1 where all PWM is OFF
State_Ptr = &M1;
}
if(ADC.Vbus < 5700.0)
{
undervoltage_flag = 1; // Raise the undervoltage flag
// Go back to MODE 1 where all PWM is OFF
State_Ptr = &M1;
}
}

Figure B-20. Mode 5 code (Continued).
B.2.3 Compensator Functions
Current Controller:


Load the compensator errors



Run the compensator

461 void CurrentControl()
462 {
463
464 float norm_denom = 2.0*(Filt_Vbus.y[0]/2.0); // normalizing denominator
factor for developing the PWM control signal;
465
466 //--------------- Run the compensator ---------------//
467
468 COMP1.xa = cc_err_a;
469 COMP1.xb = cc_err_b;
470 COMP1.xc = cc_err_c;
471 Compensator_FUNC(&COMP1, K_wTs);
472
473 //---------------- Develop the PWM -----------------//
474
475 PWM.CMP_A1 = COMP1.ya/norm_denom + 0.5 - PI_Vbus_NP.term.Out;
476 if(PWM.CMP_A1 > 1){PWM.CMP_A1 = 1;}
477 if(PWM.CMP_A1 < 0){PWM.CMP_A1 = 0;}
478
479 PWM.CMP_B1 = COMP1.yb/norm_denom + 0.5 - PI_Vbus_NP.term.Out;
480 if(PWM.CMP_B1 > 1){PWM.CMP_B1 = 1;}
481 if(PWM.CMP_B1 < 0){PWM.CMP_B1 = 0;}
482
483 PWM.CMP_C1 = COMP1.yc/norm_denom + 0.5 - PI_Vbus_NP.term.Out;
484 if(PWM.CMP_C1 > 1){PWM.CMP_C1 = 1;}
485 if(PWM.CMP_C1 < 0){PWM.CMP_C1 = 0;}
486
487 }// end bracket for Controller Function

Figure B-21. Current controller function code.
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void Compensator_FUNC(COMP *comp, float K_wTs)
{
// The transfer function for each phase
float comp_temp1 = (float)(TWO_PI*MEASUREFREQ*FilterL/12.0*0.9);
float comp_temp2 = (float)(120.0/(TWO_PI*MEASUREFREQ));
comp->SOGI_w_a.x[0] = comp->xa;
comp->SOGI_w_a.K = (comp_temp1/comp_temp2)*K_wTsSIN;
SOGI_FUNC(&comp->SOGI_w_a, K_wTs); // SOGI at w
comp->SOGI_w_b.x[0] = comp->xb;
comp->SOGI_w_b.K = (comp_temp1/comp_temp2)*K_wTsSIN;
SOGI_FUNC(&comp->SOGI_w_b, K_wTs); // SOGI at w
comp->SOGI_w_c.x[0] = comp->xc;
comp->SOGI_w_c.K = (comp_temp1/comp_temp2)*K_wTsSIN;
SOGI_FUNC(&comp->SOGI_w_c, K_wTs); // SOGI at w
comp->ya = comp->SOGI_w_a.y[0] + comp_temp1*comp->xa;
comp->yb = comp->SOGI_w_b.y[0] + comp_temp1*comp->xb;
comp->yc = comp->SOGI_w_c.y[0] + comp_temp1*comp->xc;
}

Figure B-22. The compensator function code.


Form the modulation waveforms for the PWM modules.

The compensator function performs the PR controller functionality (See Figure B-22).
B.3

The Field Programmable Gate Array (FPGA)
For simplicity only the top-level VHDL code is shown here. The instantiated components

used are:


OSCH: Internal oscillator component to produce the main timing clock



PLL_CLK: A phase-lock-loop component to produce a higher frequency clock



Bus_Master: A data bus manager that regulates access to the shared block memory
instantiated with the FPGA.



ePWM_Master: Higher-level component that contains all the instantiated ePWM
modules which mimic the Texas Instruments C2000 DSP ePWM modules.
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ParallelPort: Custom parallel data port that allows faster communication with the
DSP.

These components are shown in Figure B-23 to Figure B-27.
71
72
73
74
75
76
77
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79
80

component OSCH
generic(
NOM_FREQ : string := "8.31"
);
port(
STDBY : in std_logic;
OSC : out std_logic;
SEDSTDBY : out std_logic
);
end component;

Figure B-23. Internal oscillator component.
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component PLL_Clk
PORT(
ClkI : in std_logic;
ClkOP : out std_logic;
Lock : out std_logic
);
end component;

Figure B-24. Phase-Lock Loop component.

92
93
94
95
96
97
98
99
100
101
102
103
104

component Bus_Master
PORT(
clk : in std_logic;
rst : in std_logic;
Data : inout std_logic_vector(15 downto 0);
Addr : in std_logic_vector(15 downto 0);
Xrqst : in std_logic;
XDat : out std_logic;
YDat : in std_logic;
BusRqst : in std_logic_vector(9 downto 0);
BusCtrl : out std_logic_vector(9 downto 0)
);
end component;

Figure B-25. Data bus manager component.
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component ePWM_Master is
port(
clk : in std_logic; -- timer clock
rst : in std_logic;
SyncIN : in std_logic; -- external input synching signal
tripCBC_main: in std_logic; -- trip indicator bit for main pwm
tripCBC_aux : in std_logic; -- trip indicator bit for au
tripOSHT : in std_logic; -- trip indicator bit
ClearOSHT : in std_logic; -- clearing bit for one-shot tripping
CtrIsPrd : out std_logic;
CtrIsZero : out std_logic;
IsTripped : out std_logic;
ePWMMAIN : out std_logic_vector(59 downto 0);
ePWMAUX : out std_logic_vector(19 downto 0);
Data : inout std_logic_vector(15 downto 0);
Addr : out std_logic_vector(15 downto 0);
Xrqst : out std_logic;
XDat : in std_logic;
YDat : out std_logic;
BusRqst : out std_logic;
BusCtrl : in std_logic
);
end component;

Figure B-26. High-level ePWM component.
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component ParallelPort is
port(
clk : in std_logic; -- timer clock
rst : in std_logic;
CtrIsZero : in std_logic;
PP_AddrIN : in std_logic_vector(5 downto 0);
PP_AddrOUT : out std_logic_vector(5 downto 0);
PP_DataIN : in std_logic_vector(15 downto 0);
PP_DataOUT : out std_logic_vector(15 downto 0);
PP_Xdat : in std_logic;
PP_Xrqst : in std_logic;
PP_Ydat : out std_logic;
PP_Yrqst : out std_logic;
PP_DirCont : in std_logic; -- allows external master to enable CPLD tri-state
Data : inout std_logic_vector(15 downto 0);
Addr : out std_logic_vector(15 downto 0);
Xrqst : out std_logic;
XDat : in std_logic;
YDat : out std_logic;
BusRqst : out std_logic;
BusCtrl : in std_logic;
LED_1 : out std_logic;
debug1 : out std_logic;
debug2 : out std_logic
);
end component;

Figure B-27. Custom parallel port component.
All design and reference files for this dissertation can be found in the “Vinson Jones”
folder on the research group share drive (N:).
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